

CSKY Architecture USER GUIDE





Statement:

C-SKY Microsystems Co., Ltd. reserves all rights of this document. Contents of this document can be altered, updated, deleted or changed, and no further notice will be given.

Copyright © 2001-2018 C-SKY Microsystems Co., Ltd.

Company address: 3 XiDoumen Rd,BldgA,15F,Hangzhou,China Post Code: 310012 Tel: 0571-88157059 Fax: 0571-88157059-8888 Homepage: <u>www.c-sky.com</u> E-mail: info@c-sky.com

C-Sky Confidential



Revision history:

| Revision | Date | Description | Author |
|----------|------------|---------------|---|
| 1.0 | 12/01/2017 | First release | Hangzhou C-Sky Microsystems Corporation |

C-Sky Confidential





Table of contents:

| 1. INTR | ODUCTION | 7 |
|---------|---|------|
| 1.1. I | NSTRUCTION MIXING MODE | 7 |
| 1.2. F | PROGRAMMING MODEL | 8 |
| 1.3. E | DATA FORMAT | 9 |
| 2. NAM | ING CONVENTIONS | . 11 |
| 2.1. 5 | YMBOL | 11 |
| | ERM | |
| | | |
| | STER DESCRIPTION | |
| | JSER MODE PROGRAM MODEL | |
| 3.1.1 | 1 1 5 | |
| 3.1.2 | | |
| 3.1.3 | | |
| | SUPERVISOR MODE PROGRAM MODEL | |
| 3.2.1 | | |
| 3.2.2 | | |
| 3.2.3 | 5 ()) | |
| 3.2.4 | | |
| 3.2.5 | | |
| 3.2.6 | | |
| 3.2.7 | | |
| 3.2.8 | 5 5 1 7 7 7 | |
| 3.2.9 | , , , , , , , , , , | |
| 3.2.1 | | |
| 3.2.1 | 5 5 1 7 7 | |
| 3.2.1 | | |
| 3.2.1 | 5 (, , , , | |
| 3.2.1 | | |
| 4. 32-B | T INSTRUCTIONS | . 26 |
| 4.1. F | UNCTIONAL CLASSIFICATION OF 32-BIT INSTRUCTIONS | . 26 |
| 4.1.1 | Data Operation Instructions | . 26 |
| 4.1.2 | | . 28 |
| 4.1.3 | | |
| 4.1.4 | | |
| 4.1.5 | | |
| | INCODING OF 32-BIT INSTRUCTIONS | |
| 4.2.1 | | |
| 4.2.2 | | |
| 4.2.3 | -5 | |
| | PERAND ADDRESSING MODE OF 32-BIT INSTRUCTIONS | |
| 4.3.1 | 5 1 11 | |
| 4.3.2 | 5 1 11 | |
| 4.3.3 | Addressing Mode of Register-type Instructions | 33 |

C-Sky Confidential



| 5. 16-BIT I | NSTRUCTION SET | . 36 |
|-------------|---|------|
| 5.1. FUN | ICTIONAL CLASSIFICATION OF 16-BIT INSTRUCTIONS | . 36 |
| 5.1.1. | Data Operation Instruction | . 36 |
| 5.1.2. | Branch Jump Instruction | |
| 5.1.3. | Memory Access Instruction | . 38 |
| 5.1.4. | Privilege Instructions | . 39 |
| 5.2. Cot | DING MODE OF 16-BIT INSTRUCTIONS | . 39 |
| 5.2.1. | Јитр Туре | . 39 |
| 5.2.2. | Immediate Operand Type | . 39 |
| 5.2.3. | Register Type | . 41 |
| 5.3. Ope | ERAND ADDRESSING MODE OF 16-BIT INSTRUCTIONS | . 42 |
| 5.3.1. | Addressing Mode of Jump-type Instructions | . 42 |
| 5.3.2. | Addressing Mode of Immediate-type Instructions | . 42 |
| 5.3.3. | Addressing Mode of Register-type Instructions | . 45 |
| 6. EXCEP | | 47 |
| | | |
| 6.1. Ove | ERVIEW OF EXCEPTION HANDLING | . 47 |
| 6.2. Exc | EPTION TYPES | . 49 |
| 6.2.1. | Reset Exception(offset 0x0) | |
| 6.2.2. | Misaligned Memory Access Exception (offset 0x4) | . 50 |
| 6.2.3. | Access Error Exception (offset 0x8) | |
| 6.2.4. | Illegal Instruction Exception (offset 0x10) | . 50 |
| 6.2.5. | Instruction Privilege Violation Exception (offset 0x14) | . 50 |
| 6.2.6. | Break-point Exception (offset 0x1C) | . 50 |
| 6.2.7. | Unrecoverable Exception (offset 0x20) | . 51 |
| 6.2.8. | Interrupt Exception | |
| 6.2.9. | Trap Exception (offset 0x40-0x4C) | |
| 6.3. Exc | EPTION PRIORITY | . 52 |
| 6.3.1. | Debug Request while Handling Exceptions | . 53 |
| 6.4. Ret | URN FROM EXCEPTION | . 53 |
| 7. WORK | MODE SWITCHING | . 54 |
| 7.1. CSI | YCPU Work Mode and Switching | 54 |
| 7.1.1. | Normal Mode | |
| 7.1.2. | Low Power Mode | |
| 7.1.3. | Debug Mode | |
| | - | |
| APPENDIX | A: EXAMPLE OF SETTING MPU | . 56 |
| APPENDIX | B: TERM LIST OF BASIC INSTRUCTIONS | . 58 |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

C-Sky Confidential



LIST OF CHARTS:

| CHART 1-1 MIXING PRINCIPLE OF 32-BIT/16-BIT INSTRUCTIONS | 8 |
|--|------|
| CHART 1-2 PROGRAM MODEL | 8 |
| CHART 1-3 DATA STRUCTURE IN MEMORY | 9 |
| CHART 1-4 DATA STRUCTURE IN REGISTER | . 10 |
| CHART 3-1 USER MODEL REGISTER | . 14 |
| CHART 3-2 ADDITIONAL RESOURCES IN SUPERVISOR MODEL | . 16 |
| CHART 3-3 PROCESSOR STATUS REGISTER | . 17 |
| CHART 3-4 VECTOR BASE REGISTER | . 19 |
| CHART 3-5 CACHE CONFIGURE REGISTER | . 20 |
| CHART 3-6 MEMORY PROTECTION SETTING | . 20 |
| CHART 3-7 CACHEABILITY AND ACCESS PERMISSION REGISTER | . 21 |
| CHART 3-8 ACCESS PERMISSION SETTING | . 21 |
| CHART 3-9 PROTECTION REGION CONTROL REGISTER | . 21 |
| CHART 3-10 PROTECTION REGION SIZE SETTING AND BASE ADDRESS REQUIREMENT | . 22 |
| CHART 3-11 PROTECTION REGION SELECT REGISTER | |
| CHART 3-12 CPU HINT REGISTER | |
| CHART 4-1 LIST OF 32-BIT ADD/SUB INSTRUCTIONS | . 26 |
| CHART 4-2 LIST OF 32-BIT COMPARISON INSTRUCTIONS | |
| CHART 4-3 LIST OF 32-BIT DATA TRANSFER INSTRUCTIONS | |
| CHART 4-4 LIST OF 32-BIT BIT INSTRUCTIONS | . 28 |
| CHART 4-5 LIST OF 32-BIT EXTRACT AND INSERT INSTRUCTIONS | . 28 |
| CHART 4-6 LIST OF 32-BIT MUL AND DIV INSTRUCTION | . 28 |
| CHART 4-7 LIST OF OTHER 32-BIT ARITHMETIC INSTRUCTIONS | . 28 |
| CHART 4-8 LIST OF 32-BIT BRANCH INSTRUCTIONS | . 28 |
| CHART 4-9 LIST OF 32-BIT JUMP INSTRUCTION | . 28 |
| CHART 4-10 LIST OF 32-BIT IMMEDIATE OPERAND OFFSET ACCESS INSTRUCTION | . 29 |
| CHART 4-11 LIST OF 32-BIT LOW POWER CONSUMPTION INSTRUCTIONS | . 29 |
| CHART 4-12 LIST OF 32-BIT ABNORMAL RETURN INSTRUCTIONS | . 29 |
| CHART 4-13 LIST OF 32-BIT SPECIAL FUNCTION | . 30 |
| CHART 5-1 LIST OF 16-BIT ADD/SUB INSTRUCTIONS | . 36 |
| CHART 5-2 LIST OF 16-BIT LOGICAL OPERATION INSTRUCTIONS | . 36 |
| CHART 5-3 LIST OF 16-BIT SHIFT INSTRUCTIONS | . 37 |
| CHART 5-4 LIST OF 16-BIT COMPARE INSTRUCTIONS | . 37 |
| CHART 5-5 LIST OF 16-BIT DATA TRANSFER INSTRUCTIONS | . 37 |
| CHART 5-6 LIST OF 16-BIT BIT OPERATION INSTRUCTIONS | . 37 |

C-Sky Confidential



| CHART 5-7 LIST OF 16-BIT EXTRACT AND INSERT INSTRUCTIONS | 37 |
|--|----|
| CHART 5-8 LIST OF 16-BIT MULTIPLY-DIVIDE INSTRUCTIONS | 38 |
| CHART 5-9 LIST OF 16-BIT JUMP INSTRUCTIONS | 38 |
| CHART 5-10 LIST OF 16-BIT IMMEDIATE OPERAND OFFSET ACCESS INSTRUCTIONS | 38 |
| CHART 5-11 LIST OF 16-BIT MULTI-REGISTER ACCESS INSTRUCTION | 38 |
| CHART 5-12 LIST OF 16-BIT BINARY TRANSLATED STACK INSTRUCTIONS 错误!未定义书 | 签。 |
| CHART 5-13 LIST OF 16-BIT PRIVILEGE INSTRUCTIONS | 39 |
| CHART 7-1 EXCEPTION VECTOR TABLE | 48 |
| CHART 7-2 PROCESS OF HANDLING INTERRUPT | 52 |
| CHART 7-3 EXCEPTION PRIORITY | 53 |
| CHART 8-1 CPU WORK MODES | 54 |

C-Sky Confidential



1. Introduction

CSKY instruction set architecture(ISA) refers to the second-generation independent intellectual property instruction set architecture of CK-Core family. CSKY ISA has characteristics like high performance, high code density, low power consumption and extensibility. CSKY ISA is designed by directing at different demands for embedded applications of high performance and low power consumption in the future. 32-bit/16-bit mixed length encoding is adopted. Among them, with perfect functions, 32-bit instruction is used to improve the comprehensive performance of instruction set; as the subset of 32-bit instruction, 16-bit instruction possesses relatively simple functions, and it is applied to improve instruction code density and to reduce power consumption.


Main characteristics of CSKY instruction set architecture are as follows:

- 32/16-bit instructions are realized by way of hybrid coding, and no performance loss will be caused in the process of instruction switch;
- As a complete set of instruction set architecture, 32-bit instructions have perfect functions and excellent performance;
- Most 16-bit instructions are subsets of 32-bit instructions and they can realize instructions with the highest frequency in 32-bit instructions;
- 32-bit instructions adopt 32 general-purpose registers and 3-operand addressing mode;


16-bit instructions adopt 16 general-purpose registers and 2-operand addressing mode.


1.1. Instruction mixing mode

CSKY distinguishes 32-bit instructions from 16-bit instructions through two highest bits in instruction codes. As for the two highest bits, 11 represents 32-bit instruction and the other one means 16-bit instruction. The specific instruction mixing mode is presented in Chart 1.1.









1.2. Programming model



Chart 1-2 program model

CSKY defines two operation modes: user mode and supervisor mode. When the S bit in PSR is set, processor operates under supervisor mode. Also, it changes to supervisor mode after reset.

The above two operation modes are corresponding to different operation rights, and C-Sky Confidential



their differences are mainly reflected in two aspects: 1) access to the register; 2) use of privileged instructions; 3) access to the control register of tightly coupled IP. User mode is only allowed to access general purpose register while supervisor mode is allowed to access all general purpose register and control register. In this way, user mode program can be prevented from privilege information, and operating system provides management and service for user mode program by coordinating with the user mode program. While in supervisor mode, the program can access all control register of tightly coupled IP to schedule CPU resources.

In the user mode, the program is permitted to access user stack pointer (user SP), but not supervisor stack pointer (spv SP).


In the user mode, the program is permitted to access link register (LR) shared with supervisor mode.

Under user mode, condition/carry bit (C) is located in the lowest bit of PSR, and it can be accessed and changed by common user instructions. It is the only data bit that can be visited under user mode in PSR.

Most instructions can be used under user mode, except for some privilege ones such as stop, doze, wait, mfcr, mtcr, rte which may greatly influence the system. Besides, trap #n instruction can be used to change from user mode to supervisor mode.

In the supervisor mode, all general purpose registers and control registers can be accessed. In addition, both user SP and spv SP are accessible. To access user SP under supervisor mode, mtcr rx cr<14, 1> and mfcr rz cr<14, 1> instructions should be used.

1.3. Data format



C-Sky Confidential



| 2 | 4bit signed S e | S Byte | Signed | |
|------------|-----------------|---------|--------|---------------------------------------|
| | 24bit 0 exter | nsion | Byte | single byte Unsigned single byt |
| 16bit sign | ed S extension | S Byte1 | Byte0 | signed double byt |
| 16bit C | extension | Byte1 | Byte0 | Unsigned double byt |
| Byte3 | Byte2 | Byte1 | Byte0 | word |



CSKY supports two's complement integer. The length of operand in every instruction can be explicitly encoded in the program (load/store instruction), or implicitly indicated in instruction operation (index operation, byte extraction). Usually, instructions generate 32-bit results with 32-bit operands.

The memory of CSKY can be configured to big endian or little endian. The highest byte of word 0 is located in the address 0 under big endian mode while it is located in the address 3 under little endian mode (default mode). The 31st bit is the MSB in the register.

C-Sky Confidential



2. Naming conventions

2.1. Symbol

The standard symbols and operators used in this document list below:

| symbol | function | |
|-------------------|-----------------------|--|
| + | Add | |
| - | Subtract | |
| * | Multiply | |
| / | Divide | |
| > | Greater than | |
| < | Less than | |
| = | Equal | |
| ≥ | Greater or equal than | |
| ≤ | Less or equal than | |
| 1/4 | Not equal | |
| | AND | |
| + | OR | |
| \oplus | XOR | |
| NOT | NOT | |
| : | concatenate | |
| \Rightarrow | Transfer | |
| \Leftrightarrow | Exchange | |
| ± | deviation | |
| 0b0011 | Binary number | |
| 0x0F | Hexadecimal number | |

2.2. Term

- Logic 1 represents the true value of Boolean logic.
- Logic 0 represents the false value of Boolean logic.
- Set means change one or more bits to logic 1 value.

C-Sky Confidential



- Clear means change one or more bits to logic 0 value.
- Reserved bit is reserved for function extension, and its value should be 0 without further explanation.
- Signal is an electric current or electromagnetic field used to convey data by transforming states.
- Pin is an external electric physical connection, and a single pin can be connected with multiple signals.
- Enable means make some discrete signal in an effective state:
 - Active-low signal changes from high to low;
 - Active-high signal changes from low to high.
- Disable means make some enabled signal change state:
 - Active-low signal changes from low to high;
 - Active-high signal changes from high to low.
- LSB represents the lowest significant bit, and MSB represents the highest significant bit.
 - The memory and register apply big endian mode when "pad_sysio_bigend_b=0", which means the highest byte locates at the lowest address. Namely, a word start with the highest byte (bit 31-24).
- Little endian is adopted when "pad_sysio_bigend_b=1".
- Signal, bit field, control bit use a common rule.
- Identifier followed by the numbers from high to low which indicating range, represents a set of signal. For example, addr[4:0] represents a set of address bus, and addr[4] is the MSB while addr[0] is the LSB.
- Single identifier represents single signal. For example, pad_cpu_rst_b means a single signal. Sometimes it is meaningful to add number after identifier. For instance, addr15 means the 16th bit of a set of bus.

C-Sky Confidential



3. Register description

This chapter mainly introduces the architecture of general purpose registers and control registers in CSKY under user mode or supervisor mode.

3.1. User mode program model

Chart 3-1 lists some registers under user model:


- 32 32-bit general purpose registers(R31~R0)
- 32-bit program counter(PC)
- Condition / carry bit(C bit)

| Name | Function | | | | | |
|-----------|--|--|--|--|--|--|
| | Undetermined, the first parameter called | | | | | |
| R0 | by function | | | | | |
| | Undetermined, the second parameter | | | | | |
| R1 | called by function | | | | | |
| R2 | Undetermined, the third parameter | | | | | |
| | called by function | | | | | |
| R3 | Undetermined, the fourth parameter | | | | | |
| | called by function | | | | | |
| R4 | Undetermined | | | | | |
| R5 | Undetermined | | | | | |
| R6 | Undetermined | | | | | |
| R7 | Undetermined | | | | | |
| R8 | Undetermined | | | | | |
| R9 | Undetermined | | | | | |
| R10 | Undetermined | | | | | |
| R11 | Undetermined | | | | | |
| R12 | Undetermined | | | | | |
| R13 | Undetermined | | | | | |
| R14(user) | Stack pointer(user model) | | | | | |
| R15 | Link register | | | | | |
| R16 | Undetermined | | | | | |
| R17 | Undetermined | | | | | |

C-Sky Confidential



| R18 | Undetermined |
|-----|--------------|
| R19 | Undetermined |
| R20 | Undetermined |
| R21 | Undetermined |
| R22 | Undetermined |
| R23 | Undetermined |
| R24 | Undetermined |
| R25 | Undetermined |
| R26 | Undetermined |
| R27 | Undetermined |
| R28 | Undetermined |
| R29 | Undetermined |
| R30 | Undetermined |
| R31 | Undetermined |
| | |



3.1.1.General purpose register

General purpose registers contains operands, results and address information of the instruction. For both hardware and software, these registers are conventionally used for link call of subprogram, parameter pass and stack pointer, etc.

Among those registers, R14 is the user stack pointer under user mode, and its index is same as other general purpose registers.

3.1.2. Program counter

Program counter contains the current address of executing instructions. The value of program counter cannot be modified by instruction directly, instead the processor will automatically accumulate program counters or place a new value into the program counter according to the program operation situations during normal operation or exception handling of program. For some special instructions, program counter can also **C-Sky Confidential**



participate in calculation as relative address. In addition, the low bit in program counter is 0 all the time.

3.1.3.Condition / carry bit

Condition or carry bit represents the result after one operation. Condition/carry bit can be clearly set according to the results of compare instructions or unclearly set as some high-precision arithmetic or logical instructions. In addition, special instructions such as XTRB[0-3] will influence the value of condition/carry bit.

3.2. Supervisor mode program model

System programmer utilizes supervisor mode to set system operation function, I/O control and other restricted operation.

Supervisor model consists of general purpose registers and other registers below, listed as Chart 3-2:

- 1 supervisor mode stack pointer register(R14)
- Processor Status Register(PSR);
- Vector Base Register(VBR);
- Exception Program Counter (EPC);
- Exception Processor Status Register (EPSR);
- 32-bit Global Control Register (GCR)(configurable width)*;
- 32-bit Global Status Register (GSR)(configurable width)*;
- CPU Identification Register (CPUIDR);
- Cache Configure register (CCR);
- Cacheability and Access Permission Register (CAPR) *;
- Protection region Control Register (PACR) *;
- Protection Region Select Register (PRSR) *;
- CPU Hint Register (CHR).

*note: The selectable register is valid only for specific configurations.

C-Sky Confidential



| PSR | <cr0,0></cr0,0> |
|-------|-------------------|
| VBR | <cr1,0></cr1,0> |
| EPSR | <cr2,0></cr2,0> |
| EPC | <cr4,0></cr4,0> |
| GCR | <cr11,0></cr11,0> |
| GSR | <cr12,0></cr12,0> |
| CPUID | <cr13,0></cr13,0> |
| CCR | <cr18,0></cr18,0> |
| CAPR | <cr19,0></cr19,0> |
| PACR | <cr20,0></cr20,0> |
| PRSR | <cr21,0></cr21,0> |
| CHR | <cr31,0></cr31,0> |
| | |

General Purpose Register

R14(SP,spv)

Control Register

Chart 3-2 additional resources in supervisor model


3.2.1. Supervisor mode stack pointer R14(spv SP)

In supervisor mode, indexing R14 will automatically select R14(spv SP), which is used as the stack pointer for supervisor mode.

In the meantime, R14(user sp) is not accessible directly. To access user SP under supervisor mode, mfcr/mtcr cr<14, 1> instructions should be used.

3.2.2.Processor status register(PSR,CR<0,0>)

Processor status register (PSR) stores the current status and control information of processor, including C bit, interrupt enable bit and other control bits. In the supervisor mode, software is able to access processor status register (PSR). And the S bit in the PSR indicates whether the processor stays at supervisor mode or user mode. In addition, other control bits in PSR indicate whether the EPSR and EPC can store the current content or whether the interrupt is effective.



C-Sky Confidential



Chart 3-3 processor status register

S-Supervisor mode set bit:

When S equals 0, the processor works under user mode;

When S equals 1, the processor works under supervisor mode;

This bit is set by hardware during reset or entering exception handler.

VEC[7:0]-exception VECtor:

When exception happens, these bits can be used to calculate the entrance address of exception handler, and it will be cleared to zero during reset.

MM-Misalign exception Mask bit:

When MM equals 0, misalign exception will happen if the address of load/store instruction is misaligned.

When MM equals 1, misalign exception will not happen even if the address of load/store instruction is misaligned. If the processor support misalign access, this misalign address will be used to access memory. If the processor doesn't support misalign access, the misaligned address will be transformed to the aligned address (set lower bits to 0) in order to access the memory. However, in any situation, if the address of multi-cycle memory access instructions (such as STM, LDM, PUSH, POP, NIE, NIR, IPUSH, IPOP, etc.) is misaligned, the misalign exception will happen.

Misalign access operations list below:

- The address 1, 2, 3 of word read access will behave as two word-read accesses on the bus, and the address is 0 and 4 respectively.
- The address 1 of half-word read access will behave as one word-read accesses on the bus, and the address is 0.
- The address 3 of half-word read access will behave as two word-read accesses on the bus, and the address is 0 and 4 respectively.
- The address 1 of word write access will behave as an address 1 byte write, an address 2 half-word write and an address 4 byte write one the bus.
- The address 2 of word write access will behave as an address 2 half-word write and an address 4 half-word write on the bus.
- The address 3 of word write access will behave as an address 3 byte write, an address 4 half-word write and an address 6 byte write on the bus.
- The address 1 of half-word write access will behave as two byte-write accesses on the bus, and the address is 1 and 2 respectively.
- The address 3 of half-word write access will behave as two byte-write accesses on the bus, and the address is 3 and 4 respectively.

This bit will be cleared to zero during reset.

C-Sky Confidential



EE-Exception Enable bit:

When EE equals 0, exception is not effective, and any exception except interrupt will be recognized as unrecoverable exception.

When EE equals 1, exception is effective, all exceptions will be normally responded by using EPSR and EPC.

This bit will be cleared to zero during reset or when the exception is responded by processor.

IC-Interrupt Control bit:

When IC equals 0, interrupt can only be responded between instructions;

When IC equals 1, interrupt can be responded before completion of multi-cycle instructions.

This bit will be cleared to zero during reset, not affected by other exceptions.

IE-Interrupt Enable bit:

When IE equals 0, interrupt is not valid, neither are EPC and EPSR;

When IE equals 1, interrupt is valid (EE bit should be 1, otherwise the interrupt is still invalid):

This bit will be cleared to zero during reset or when the exception is responded by processor.

C-Condition / Carry bit

This bit is used for the condition judgment bit of some instructions.

This bit will be cleared to zero during reset.

3.2.2.1. Update PSR

PSR can be updated in several different ways, which will result in different influence.it can be modified by exception response, exception handling and execution of instructions like,rte,mtcr. The modification can be implemented in four ways.

• Exception response and exception handling updating PSR:

Updating PSR is part of calculating the entrance address of exception handler, and it includes S, VEC, IE, EE bits in PSR. The priority of modifying S, VEC, IE, EE bits is higher than calculating the entrance address of exception handler. And changing VEC bit has higher priority than the execution of first instruction in exception handler.

• RTE instruction updating PSR:

Updating PSR is part of the execution of rte instruction, and it may include all bits in PSR. The priority of modifying S, IE, EE bits is higher than fetching the return PC. And changing VEC, MM, IC and C bits has higher priority than the execution of first instruction after return.

• MTCR instruction updating PSR:

C-Sky Confidential



If the target register is CR<0, 0>, updating PSR will be part of the execution of mtcr instruction, and it may changes all bits in PSR. The new PSR value will be used by the following instructions, exceptions and interrupt response.

3.2.3. Vector Base Register (VBR, CR<1, 0>)

VBR is used for storing the base address of exception vector. It contains 22 high valid bits and 10 reserved bits (the value is 0). The value of VBR is 0X0000000 after reset.

| | 31 10 | 9 | 0 |
|-------|-------------|----------|---|
| | VECTOR BASE | RESERVED | |
| Reset | 0 | 0 | |



3.2.4.Exception Register(CR<2,0>~CR<5,0>)

EPSR and EPC is used for storing current contents when exception occurs. Please refer to chapter 6 for detailed information.

3.2.5.Global Control Register (GCR, CR<11, 0>)

Global control register is used to control external devices and events, and it can control specific ones by parallel output interface on the chip. Generally speaking, GCR can be used to manager power, control device, handle events and perform other basic functions by simple setting. User may define which bit in GCR corresponding to which function, and all bits in GCR is readable and writable. Also, the width of GCR is hardware configurable.

3.2.6.Global Status Register (GSR, CR<12, 0>)

Global status register is used to mark external devices and events, and it can convey external status to the inside of CPU by the input interface on the chip in order to achieve monitoring. Generally speaking, GSR can be used to monitor the status of external devices and events, and GSR is readable. Also, the width of GSR is hardware configurable.

3.2.7. CPU Identification Register (CPUIDRR, CR<13, 0>)

This register is used for storing the internal number of the product developed by C-Sky Microsystems Corporation, and it is read-only register. The value after reset is determined by product itself.

C-Sky Confidential



3.2.8. Cache Configure Register (CCR, CR<18, 0>)

Cache configure register is used to configure memory protection region, Endian mode and core-to-bus clock ratio.

| | 31 | 14 | 13 | 12 11 | 10 8 | 7 | 6 | | 2 | 1 0 |
|-------|----|----|-------|-------|------|----|---|---|---|-----|
| | 0 | | BE_V2 | 0 | SCK | BE | | 0 | | MP |
| Reset | | | 0 | | - | - | | 0 | | 0 |

Chart 3-5 Cache Configure register

BE_V2-V2 endian mode:

When BE_V2 equals 0, not V2 endian mode;

When BE_V2 equals 1, V2 endian mode;

This bit along with BE decides under which endian mode the processor works. This bit is valid only when BE equals 1.

BE_V2 should not be changed after being configured during power on reset, and it has corresponding pin on the CPU.

SCK-core-to-bus clock ratio:

This bit is used to indicate the clock ratio between system bus and CPU core. Its calculation formula is RATIO = SCK + 1, and CPU has corresponding pin. SCK should

not be changed after being configured during power on reset

It has no specific function now, except for software searching.

BE-Endian mode:

When BE equals 0, little endian;

When BE equals 1, big endian;

BE should not be changed after being configured during power on reset, and it has corresponding pin on the CPU.

MP-Memory protection setting bit:

MP is used to set whether MPU is valid, which lists below:

| MP | Function |
|----|-------------|
| 00 | MPU invalid |
| 01 | MPU valid |

Chart 3-6 Memory protection setting

3.2.9. Cacheability and Access Permission Register (CAPR,

CR<19, 0>)

Each bit of CAPR lists below:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----|----|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| S7 | S6 | S 5 | S4 | S3 | S2 | S1 | S0 | A | P7 | А | P6 | A | P5 | A | P4 |

C-Sky Confidential



| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | (| C | (|) | (|) | (|) |
|-------|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | A [| 20 | | 2 | • | | | 20 | NX |
| | AF | -3 | A | 2 | A | P1 | AI | >0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reset | (|) | (|) | (| 0 | (|) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Chart 3-7 Cacheability and Access Permission Register

NX0~NX7-inexecutable attribute setting bit:

When X equals 0, the area is executable;

When X equals 1, the area is inexecutable.

Note: when processor fetches instruction from inexecutable area, access error exception will occur.

S0~S7-secure attribute setting bit:

When S equals 0, the area is not secure;

When S equals 1, the area is secure.

Note: This bit determines the secure attribute of memory access, and this attribute will be conveyed to bus.

AP0~AP7-access permission setting bit:

| АР | Supervisor permission | User permission |
|----|--------------------------|-----------------------|
| 00 | Not accessible | Not accessible |
| 01 | Readable and writable | Not accessible |
| 10 | Readable and writable | Read-only |
| 11 | Readable and writable | Readable and writable |

Chart 3-8 access permission setting

3.2.10. Protection region Control Register (PACR,CR<20,0>)

Each bit of PACR lists below:

| | 31 | | 10 | 9 | 6 | 5 | 1 | 0 |
|-------|----|--------------|----|---|---|------|---|---|
| | | Base Address | | 0 | | Size | | Е |
| Reset | | <u> </u> | | 0 | | - | | 0 |

Chart 3-9 Protection region Control Register

Base Address-The higher address bits of protection region:

The register indicates the higher address bits of protection region, and the written base address should be aligned with the size of page. For example, if the page size is 8M, CR<20, 0>[22:10] should be 0. The specific requirement of each page lists below: Chart

C-Sky Confidential



3-10 Protection region size setting and base address requirement .

Size-Protection region size:

The size of protection region ranges from 1KB to 4GB, and it can be calculated through formula: protection region $=2^{(Size+1)}$. Hence, the value of size should range from 01001 to 11111, otherwise some unpredictable result may occur.

| Size | Protection region size | Base address requirement | | | |
|-------------|------------------------|--------------------------|--|--|--|
| 00000—01000 | Reserved | _ | | | |
| 01001 | 1KB | No requirement | | | |
| 01010 | 2KB | CR<20,0>.bit[10]=0 | | | |
| 01011 | 4KB | CR<20,0>.bit[11:10]=0 | | | |
| 01100 | 8KB | CR<20,0>.bit[12:10]=0 | | | |
| 01101 | 16KB | CR<20,0>.bit[13:10] =0 | | | |
| 01110 | 32KB | CR<20,0>.bit[14:10] =0 | | | |
| 01111 | 64KB | CR<20,0>.bit[15:10] =0 | | | |
| 10000 | 128KB | CR<20,0>.bit[16:10] =0 | | | |
| 10001 | 256KB | CR<20,0>.bit[17:10] =0 | | | |
| 10010 | 512KB | CR<20,0>.bit[18:10] =0 | | | |
| 10011 | 1MB | CR<20,0>.bit[19:10] =0 | | | |
| 10100 | 2MB | CR<20,0>.bit[20:10] =0 | | | |
| 10101 | 4MB | CR<20,0>.bit[21:10] =0 | | | |
| 10110 | 8MB | CR<20,0>.bit[22:10] =0 | | | |
| 10111 | 16MB | CR<20,0>.bit[23:10] =0 | | | |
| 11000 | 32MB | CR<20,0>.bit[24:10] =0 | | | |
| 11001 | 64MB | CR<20,0>.bit[25:10] =0 | | | |
| 11010 | 128MB | CR<20,0>.bit[26:10] =0 | | | |
| 11011 | 256MB | CR<20,0>.bit[27:10] =0 | | | |
| 11100 | 512MB | CR<20,0>.bit[28:10] =0 | | | |
| 11101 | 1GB | CR<20,0>.bit[29:10] =0 | | | |
| 11110 | 2GB | CR<20,0>.bit[30:10] =0 | | | |
| 11111 | 4GB | CR<20,0>.bit[31:10] =0 | | | |

Chart 3-10 Protection region size setting and base address requirement

C-Sky Confidential



E-Protection region enable setting:

When E equals 0, protection region is disabled;

When E equals 1, protection region is enabled.

3.2.11. Protection Region Select Register(PRSR,CR<21,0>)

PRSR is used to select the current protection region, and each bit lists below:




Chart 3-11 protection region select register

RID-Protection region index:

RID indicates the selected protection region. For example, 000 represents the 0th protection region.

3.2.12. MPU operation

3.2.12.1.MPU enable control

The 0th bit of CR<20, 0> is the MPU enable bit. Before MPU becomes valid, At least one region should be specified and the corresponding NX, S, AP bits should be set. In addition, The MPU enable instruction must be located at the place where the address is valid. In other words, the address should not be in MPU denied region. Otherwise, unpredictable results may occur.

3.2.12.2. Memory access handling

When MPU is enabled, MPU will check whether the current access address locates at the protection region:

If the address is not located in any region, the memory access will be stopped;

If the address is located in one or more of those regions, the access will be controlled by the highest indexed region which has been enabled. (The highest is 7 while the lowest is 0).

3.2.12.3. Memory access start address setting

CR<20, 0> defines the start address and size of 4/8 protection regions. The size of protection region must be a power of 2, ranging from 1KB to 4GB. And the start address must be aligned with the size of region. For example, the start address of an 8KB protection region could be 32'h12346000. However, for a 16KB protection region, this start address is not valid, instead 32'h12344000 could be a valid one.

C-Sky Confidential



3.2.13. CPU Hint Register(CHR,CR<31,0>)

CR<31, 0> is used to implement all kinds of CPU hint operation in processor, which includes software reset and interrupt response acceleration.

| | 31 16 | 6 | 15 | 5 | 4 | 3 | 0 |
|-------|----------|---|----|---|-----|---|---|
| | SRST_VAL | | 0 | | IAE | | 0 |
| Reset | 0 | | 0 | | 0 | | 0 |

Chart 3-12 CPU hint register

Software reset decision value SRST_VAL:

If SRST_VAL is written into a certain value, the software reset will be implemented. The default value is 16'hABCD.

The software reset operation will reset all general purpose registers, control registers. And a software reset identified signal lasting one system clock period will be sent outside by the processor.

If the processor executes software reset instruction under normal running mode, then it will enter the reset exception handling program (i.e. Exception handler with vector number 0) to execute corresponding operation; However, if the processor executes the instruction under debug mode, then the processor will remains at debug mode. Instead, it will automatically enter the exception handling program (i.e. Exception handler with vector number 0) to execute corresponding operation when exiting debug mode.

Any reading operation for SRST_VAL will unconditionally returns 0, and writing value other than the specific one to the register will not produce any result.

The software reset operation above must be executed on the condition that the exception enable bit (EE bit in the PSR) has been set. Otherwise unrecoverable exception will occur.

Interrupt response acceleration enable bit IAE:

When IAE equals 1, the interrupt response acceleration mechanism is enabled. The processor will push the current contents into stack speculatively which accelerates the interrupt response.

When IAE equals 0, the interrupt response acceleration mechanism is disabled.

The above interrupt response acceleration mechanism controlled by IAE bit is only valid when the interrupt nesting instructions NIE,NIR,IPUSH,IPOP are hardware configured.

C-Sky Confidential



3.2.14. User mode stack pointer register

14(R14(user),CR<14,1>)

In the supervisor mode, R14(user) is mapped to the control register CR<14,1>. In other words, supervisor can access CR<14, 1> to control R14(user).

C-Sky Confidential



4. 32-bit Instructions

This chapter mainly focus on the 32-bit instruction set of CSKY, including its functionality, coding and addressing mode.

4.1. Functional Classification of 32-bit Instructions

According to functions, 32 bit instructions of CSKY can be classified as following categories:

- Data operation instruction
- Branch jump instruction
- Memory access instruction
- Privileged instruction
- Special function instruction

4.1.1. Data Operation Instructions

Data operation instructions can be further classified as:

Add/Sub Instructions:

| ADDU32Unsigned-addADDC32Unsigned-add with carryADDI32Unsigned-add immediateSUBU32Unsigned-subSUBC32Unsigned-sub with carrySUBI32Unsigned-sub immediateRSUB32Reversed subIXH32Indexed half-word | | | | |
|--|--------|--------------------------------|--|--|
| ADDI32Unsigned-add immediateSUBU32Unsigned-subSUBC32Unsigned-sub with carrySUBI32Unsigned-sub immediateRSUB32Reversed sub | ADDU32 | Unsigned-add | | |
| SUBU32Unsigned-subSUBC32Unsigned-sub with carrySUBI32Unsigned-sub immediateRSUB32Reversed sub | ADDC32 | Unsigned-add with carry | | |
| SUBC32Unsigned-sub with carrySUBI32Unsigned-sub immediateRSUB32Reversed sub | ADDI32 | Unsigned-add immediate | | |
| SUBI32 Unsigned-sub immediate RSUB32 Reversed sub | SUBU32 | Unsigned-sub | | |
| RSUB32 Reversed sub | SUBC32 | Unsigned-sub with carry | | |
| | SUBI32 | Unsigned-sub immediate | | |
| IXH32 Indexed half-word | RSUB32 | Reversed sub | | |
| | IXH32 | Indexed half-word | | |
| IXW32 Indexed word | IXW32 | Indexed word | | |
| INCF32 Add immediate with carry bit 0 | INCF32 | Add immediate with carry bit 0 | | |
| INCT32 Add immediate with carry bit 1 | INCT32 | Add immediate with carry bit 1 | | |
| DECF32 Sub immediate with carry bit 0 | DECF32 | Sub immediate with carry bit 0 | | |
| DECT32 Sub immediate with carry bit 1 | DECT32 | Sub immediate with carry bit 1 | | |

Chart 4-1 list of 32-bit Add/Sub Instructions

Logic Instructions:

Chart 4-2 list of 32-bit Logic Instructions

| AND32 | Bitwise logic and |
|---------|------------------------------|
| ANDI32 | Bitwise logic and immediate |
| ANDN32 | Bitwise logic nand |
| ANDNI32 | Bitwise logic nand immediate |
| OR32 | Bitwise logic or |

C-Sky Confidential



| ORI32 | Bitwise logic or immediate |
|--------|-----------------------------|
| XOR32 | Bitwise logic xor |
| XORI32 | Bitwise logic xor immediate |
| NOR32 | Bitwise logic nor |
| NOT32 | Bitwise logic not |

Shift instructions:

Chart 4-3 list of 32-bit Shift Instructions

| LSL32 | Logic shift left |
|---------|---|
| LSLI32 | Logic shift left immediate |
| LSLC32 | Logic shift left immediate to carry bit |
| LSR32 | Logic shift right |
| LSRI32 | Logic shift right immediate |
| LSRC32 | Logic shift right immediate to carry bit |
| ASR32 | Arithmetic shift right |
| ASRI32 | Arithmetic shift right immediate |
| ASRC32 | Arithmetic shift right immediate to carry bit |
| ROTL32 | Circular shift left |
| ROTLI32 | Circular shift left immediate |
| XSR32 | Extended shift right |
| | |

Comparison instructions:

Chart 4-2 list of 32-bit comparison instructions

| CMPNEI32 | Not equal immediate |
|----------|-----------------------------------|
| CMPHSI32 | Unsigned lager or equal immediate |
| CMPLTI32 | Signed smaller immediate |

Data Transfer Instructions:

LRW32

MOV32Data TransferMOVF32Data Transfer with carry bit 0MOVT32Data Transfer with carry bit 1MOVI32Data Transfer immediateMOVIH32High word data transfer immediateMVC32Carry bit data transfer

Chart 4-3 list of 32-bit data transfer instructions

C-Sky Confidential

Data transfer from memory



Bit instructions:

Chart 4-4 list of 32-bit Bit instructions

| BCLRI32 | Clear immediate |
|---------|-----------------|
| BSETI32 | Set immediate |
| BTSTI32 | Test immediate |

Extract and Insert Instructions:

Chart 4-5 list of 32-bit Extract and Insert Instructions

| XTRB0.32 | Extract byte 0 and unsigned extend |
|----------|------------------------------------|
| XTRB1.32 | Extract byte 1 and unsigned extend |
| XTRB2.32 | Extract byte 2 and unsigned extend |
| XTRB3.32 | Extract byte 3 and unsigned extend |

Mul and Div Instructions:

Chart 4-6 list of 32-bit Mul and Div instruction

| MULT32 | Multiply | |
|--------|----------|--|
| | | |

Other Arithmetic Instructions:

Chart 4-7 list of other 32-bit arithmetic Instructions

| FF0. 32 | Fast find 0 |
|----------|-------------------------------|
| FF1. 32 | Fast find 1 |
| BMASKI32 | Bit mask generation immediate |
| BGENI32 | Bit generation immediate |

4.1.2. Branch Jump Instructions

Branch jump instructions can be further classified as:

Branch instructions:

Chart 4-8 list of 32-bit branch instructions

| BT32 | Branch instruction with carry bit 1 |
|------|-------------------------------------|
| BF32 | Branch instruction with carry bit 0 |

Jump instructions:

Chart 4-9 list of 32-bit jump instruction

| BR32 | Unconditional jump |
|-------|--------------------|
| BSR32 | Jump to Subprogram |
| RTS32 | Link register jump |

C-Sky Confidential



4.1.3. Memory Access Instruction

Memory access instructions can be further classified as:

Immediate operand offset access instructions

Chart 4-10 List of 32-bit Immediate operand offset access instruction

| LD32.B | Load unsigned and extended byte |
|---------|--------------------------------------|
| LD32.BS | Load signed and extended byte |
| LD32.H | Load unsigned and extended half-word |
| LD32.HS | Load signed and extended half-word |
| LD32.W | Load word |
| ST32.B | Store byte |
| ST32.H | Store half-word |
| ST32.W | Store word |

Multi-register access instructions:

Chart 4-13 List of 32-bit multi-register access instructions

| LDQ32 | Load consecutive quad word |
|-------|-----------------------------|
| LDM32 | Load consecutive multiword |
| STQ32 | Store consecutive quad word |
| STM32 | Store consecutive multiword |

4.1.4. Privileged Instruction

Privileged instruction can be further divided into:

Control register operation instructions:

Chart 4-14 List of 32-bit control register operation instructions

| MFCR32 | Read from control register |
|--------|----------------------------|
| MTCR32 | Write to control register |

Low power consumption instructions:

Chart 4-11 List of 32-bit low power consumption instructions

| | WAIT32 | Enter low power consumption wait mod |
|---|--------|---------------------------------------|
| | DOZE32 | Enter low power consumption doze mode |
| 4 | STOP32 | Enter low power consumption stop mode |

Abnormal return instruction:

Chart 4-12 List of 32-bit abnormal return instructions C-Sky Confidential



0

RTE32

Return from exception/interrupt

4.1.5. Special Function Instructions

Special function includes

Chart 4-13 List of 32-bit Special function

| SYNC32 | Synchronize CPU |
|--------|-------------------------------------|
| TRAP32 | Unconditional operating system trap |

4.2. Encoding of 32-bit Instructions

The 32-bit instruction set of CSKY can be divided into 3 categories in coding style:

- Jump type (J type)
- Immediate operand type (I type)
- Register type (R type)

4.2.1. Jump type

The coding mode of jump type (J type) of 32-bit instructions is shown in the following chart:

313029 2625

| 1 1 | OP | Offset/User Define |
|-----|----|--------------------|
| 2 | 4 | 26 |

OP field is the main operation code and instructions of this coding type can be identified through 4-bit operation code; Offset/User Define field is the offset of jump instruction or user defined reserved domain.

4.2.2. Immediate operand type

Immediate operand type (I type) of 32-bit instructions covers two coding modes including 16-bit immediate operand and 12-bit immediate operand.

The coding mode of 16-bit immediate operand is shown in the following chart:

| 3130 | 29 26 | 25 21 | 20 16 | 15 | 0 |
|------|-------|--------|-------|-------|---|
| 11 | OP | RZ/SOP | RX | IMM16 | |
| 2 | 4 | 5 | 5 | 16 | |

OP field is the main operation code and the instruction or instruction type can be identified through 4-bit main operation code; RZ/SOP field is the destination register field or sub-operation code field; RX field is the first source register; IMM16 field is the 16-bit immediate operand.

C-Sky Confidential



The coding mode of 12-bit immediate operand is shown in the following chart:

| 3130 | 29 26 | 25 21 | 20 16 | 15 12 | 11 0 |
|------|-------|-------|-------|-------|-------|
| 11 | OP | RZ/RY | RX | SOP | IMM12 |
| 2 | 4 | 5 | 5 | 4 | 12 |

OP field is the main operation code and the instruction or instruction type can be identified through 4-bit main operation code; RZ/RY field is the destination register field or second source register field; RX field is the first source register; SOP field is the sub-operation code field; IMM12 field is the 12-bit immediate operand. The instruction type can be gained after decoding the main operation code OP, and the specific instruction can be obtained only after further decoding the sub-operation code SOP.

4.2.3. Register Type

The coding mode of register type (R type) of 32-bit instructions is shown in the following chart:

| 31302 | 29 26 | 25 21 | 20 16 | 15 | 10 9 5 | 4 0 |
|-------|-------|---------|-------|-----|--------|-----|
| 11 | OP | RY/IMM5 | RX | SOP | Pcode | RZ |
| 2 | 4 | 5 | 5 | 6 | 5 | 5 |

OP field is the main operation code and the instruction type can be identified through 4-bit main operation code; RY/IMM5 field is the second source register field or 5-bit immediate operand; RX is the first source register; SOP field is the sub-operation code field; Pcode is the parallel operation code field; RZ field is the destination register field. As for some instructions, the instruction type is gained after decoding the main operation code SOP, and then the specific instruction is identified by decoding the parallel operation code Pcode which adopts one-hot coding mode.

4.3. Operand Addressing Mode of 32-bit Instructions

The 32-bit instruction set of CSKY follows three instruction coding modes and each has its own operand addressing mode. In the following context, all of the operand addressing modes will be introduced.

4.3.1. Addressing Mode of Jump-type Instructions

The 32-bit instructions of jump type in CSKY v2 only have one addressing mode.

4.3.1.1. Addressing Mode of 26-bit Immediate Operand

In the instructions that adopt the addressing mode of 26-bit immediate operand, there

C-Sky Confidential



is an immediate operand field with the length of 26 bits. This field is considered as offset which can be used to generate destination address. Instruction of this format includes bsr32.

| 3130 | 29 26 | 25 0 |
|------|-------|--------|
| 11 | OP | Offset |
| 2 | 4 | 26 |

4.3.2. Addressing Mode of Immediate Operand-type Instructions

The 32-bit instructions of immediate operand type in CSKY V2 have four addressing modes

4.3.2.1. Addressing Mode of Two Register 16-bit Immediate Operand

In the instructions that adopt the addressing mode of two register 16-bit immediate operand, the two register fields RX and RZ are source register field and destination register field; IMM16 field directly participates in data operation as 16-bit immediate operand. Instruction of this format includes ori32.

| 3130 | 29 26 | 25 21 | 20 16 | 15 0 |
|------|-------|-------|-------|-------|
| 11 | OP | RZ | RX | IMM16 |
| 2 | 4 | 5 | 5 | 16 |

4.3.2.2. Addressing Mode of Single Register 16-bit Immediate Operand

The instructions that adopt the addressing mode of single register 16-bit immediate operand have two formats.

In the first format, SOP field is the sub-operation code field; RX field is the source register field; IMM16 field directly participate in data operation as 16-bit immediate operand. Instructions of this format include cmphsi32, cmplti32.

| 3130 | 29 26 | 25 | 2120 16 | 15 0 |
|------|-------|-----|---------|-------|
| 11 | OP | SOP | RX | IMM16 |
| 2 | 4 | 5 | 5 | 16 |

In the second format, SOP field is the sub-operation code field; RZ field is the destination register field; IMM16 field can either be used in data operation as 16-bit immediate operand or be left to user for customization. Instructions of this format include movi32, movih32 and Irw32.

| 313029 | 2625 | 2120 | 1615 | 0 |
|--------|------|------|------|---|
|--------|------|------|------|---|

C-Sky Confidential

| | | [| [| 33 |
|----|----|-----|----|-------|
| 11 | OP | SOP | RZ | IMM16 |
| 2 | 4 | 5 | 5 | 16 |

4.3.2.3. Addressing Mode of 16-bit Immediate Operand

In the instructions that adopt the addressing mode of 16-bit immediate operand, there is an immediate operand field with the length of 16 bits which is considered as offset and can be used to generate destination address. Instructions of this format include br32, bf32, bt32.

| | 313029 | 9 26 | 25 21 | 20 16 | 15 | 0 |
|---|--------|------|-------|-------|-------|---|
| | 11 | OP | SOP | 00000 | IMM16 | |
| - | 2 | 4 | 5 | 5 | 16 | |

4.3.2.4. Addressing Mode of Two Registers 12-bit Immediate Operand

In the instructions that adopt the addressing mode of two registers 12-bit immediate operand, RZ field is the destination register field or second source register field; RX field is the first source register field; SOP field is the sub-operation code field; IMM12 field can be used to generate destination address as 12-bit relative offset. Instructions of this format include Id32.b, Id32.h, Id32.w, Id32.bs, Id32.hs, st32.b, st32.h, addi32, subi32, andi32, andni32 and xori32.

| 313 | 029 2 | 625 21 | 20 16 | 15 12 | 211 | | 0 |
|-----|-------|--------|-------|-------|-----|-------|---|
| 1 1 | OP | RZ | RX | SOP | | IMM12 | |
| 2 | 4 | 5 | 5 | 4 | | 12 | |

4.3.3. Addressing Mode of Register-type Instructions

The 32-bit instructions of register type in CSKY V2 have five addressing modes.

4.3.3.1. Addressing Mode of Ternary Registers

In addressing mode of ternary register, RY is the second source register field; RX field is the first source register field; SOP field is the sub-operation code field; Pcode is the parallel operation code field; RZ is the destination register field. Instructions of this format include addu32, addc32, subu32, subc32, ixh32, ixw32, and32, andn32, or32, xor32, nor32, lsl32, lsr32, asr32, rotl32, mult32.





4.3.3.2. Addressing Mode of Two Register 5-bit Immediate Operand

Addressing mode of two register 5-bit immediate operand can be further divided into two formats.

In the first format, IMM5 field is the 5-bit immediate operand and treated as source operand; RX field is the source register field; SOP field is the sub-operation code field; Pcode is the parallel operation code field; RZ field is the destination register field. Instructions of this format include Isli32、Isri32、asri32、rotli32、Islc32、Islc32、asrc32、xsr32、bclri32、bseti32.

| 31302 | 29 26 | 25 21 | 20 16 | 615 10 | 9 5 | 4 (| 0 |
|-------|-------|-------|-------|--------|-------|-----|---|
| 11 | OP | IMM5 | RX | SOP | Pcode | RZ | |
| 2 | 4 | 5 | 5 | 6 | 5 | 5 | |

In the second format, IMM5 field is the 5-bit immediate operand and used as source operand; RX field is the source register field; SOP field is the sub-operation code field; Pcode is the parallel operation code field; RZ field is the destination register field or second source register field. Instructions of this format include incf32, inct32, decf32, decf32.

| 3130 | 29 26 | 25 2 ⁻ | 120 16 | 615 10 |)95 | 4 0 |
|------|-------|-------------------|--------|--------|-------|------|
| 11 | OP | RZ | RX | SOP | Pcode | IMM5 |
| 2 | 4 | 5 | 5 | 6 | 5 | 5 |

4.3.3.3. Addressing Mode of Two Register

In the format, RZ field is the destination register field; RX field is the source register field; SOP field is the sub-operation code field; Pcode is the parallel operation code field. Instructions of this format include xtrb0.32、xtrb1.32、xtrb2.32、xtrb3.32、ff0.32、ff1.32.

| 3130 | 29 2 | 625 | 2120 | | 1615 | 10 | 9 5 | 4 | 0 |
|------|------|-----|------|----|------|-----|-------|----|---|
| 11 | OP | 0 | | RX | | SOP | Pcode | RZ | |
| 2 | 4 | 5 | | 5 | | 6 | 5 | 5 | |

4.3.3.4. Addressing Mode of Single Register 5-bit Immediate Operand

Instructions that adopt the addressing mode of single register 5-bit immediate operand can be further divided into two formats

In the first format, IMM5 field is the 5-bit immediate operand and treated as source operand; RX field is the source register field; SOP field is the sub-operation code field; Pcode is the parallel operation code field. Instruction of this format includes btsti32.

C-Sky Confidential



| 3130 | 29 26 | 625 21 | 20 16 | 15 1 | 0 9 5 | 4 0 |
|------|-------|--------|-------|------|-------|-----|
| 11 | OP | IMM5 | RX | SOP | Pcode | 0 |
| 2 | 4 | 5 | 5 | 6 | 5 | 5 |

In the second format, IMM5 field is the 5-bit immediate operand and treated as source operand; SOP field is the sub-operation code field; Pcode is the parallel operation code field; RZ field is the destination register field. Instruction of this format includes bmaski32.

| 313 | 029 | 26 | 25 | 21 20 | 1 | 615 | 10 | 9 | 54 | | 0 |
|-----|------|----|------|-------|---|-----|-----|-------|----|----|---|
| 1 ' | I OP |) | IMM5 | | 0 | | SOP | Pcode | • | RZ | |
| 2 | 4 | | 5 | | 5 | | 6 | 5 | | 5 | |

4.3.3.5. Addressing Mode of Single Register

RZ is the destination register field; SOP field is the sub-operation code field; Pcode is the parallel operation code field. Instructions of this format include mvc32.

| 3130 | 29 26 | 25 21 | 20 16 | 15 10 | 9 5 | 4 | 0 |
|------|-------|-------|-------|-------|-------|----|---|
| 11 | OP | 0 | 0 | SOP | Pcode | RZ | |
| 2 | 4 | 5 | 5 | 6 | 5 | 5 | |

C-Sky Confidential



5. 16-bit Instruction Set

In this chapter, 16-bit instruction set of CSKY will be introduced, covering its functional classification, encoding and addressing mode.

5.1. Functional Classification of 16-bit Instructions

According to functions of instruction realization the 16-bit instruction set can be classified into following categories:

- Data operation instruction
- Branch jump instruction
- Memory access instruction

5.1.1. Data Operation Instruction

Data operation instruction can be further divided into:

Add/Sub instruction:

| ADDU16 | Add unsigned |
|--------|-------------------------|
| ADDC16 | Add unsigned with carry |
| ADDI16 | Add unsigned immediate |
| SUBU16 | Sub unsigned |
| SUBC16 | Sub unsigned with carry |
| SUBI16 | Sub unsigned immediate |
| | |

Chart 5-1 List of 16-bit Add/Sub instructions

Logical operation instruction:

| AND16 | Bitwise logical and |
|--------|-------------------------|
| ANDN16 | Bitwise logical and-not |
| OR16 | Bitwise logical or |
| XOR16 | Bitwise logical xor |
| NOR16 | Bitwise logical or-not |
| NOT16 | Bitwise logical not |

Chart 5-2 List of 16-bit Logical operation instructions

Shift instruction:

| 1000 | | |
|------|--------|-------------------------------|
| | LSL16 | Logical shift left |
| | LSLI16 | Logical shift left immediate |
| | LSR16 | Logical shift right |
| | LSRI16 | Logical shift right immediate |
| | ASR16 | Arithmetic shift right |
| | | |

C-Sky Confidential



| ASRI16 | Arithmetic shift right immediate |
|--------|----------------------------------|
| ROTL16 | Rotate left |

Chart 5-3 List of 16-bit Shift instructions

Compare instruction:

| CMPNE16 | Compare unequal |
|-----------|--|
| CMPNEI16 | Compare unequal immediate |
| CMPHS16 | Compare unsigned when greater or equal |
| CMPHSI16 | Compare immediate unsigned when |
| CIMPHSING | greater or equal |
| CMPLT16 | Compare signed when smaller |
| CMPLTI16 | Compare immediate signed when smaller |
| TST16 | Null-test |
| TSTNBZ16 | Register test without byte equal to zero |

Chart 5-4 List of 16-bit compare instructions

Data transfer instruction:

| MOV16 | Move |
|--------|-------------------------|
| MOVI16 | Move immediate |
| MVCV16 | Carry bit data transfer |
| LRW16 | Read from memory |

Chart 5-5 List of 16-bit data transfer instructions

Bit operation instruction:

| BCLRI16 | Bit clear immediate |
|---------|---------------------|
| BSETI16 | Bit set immediate |
| BTSTI16 | Bit test immediate |

Chart 5-6 List of 16-bit bit operation instructions

Extract and insert instruction:

| ZEXTB16 | Extract byte and extend unsigned |
|---------|---------------------------------------|
| ZEXTH16 | Extract half-word and extend unsigned |
| SEXTB16 | Extract byte and extend signed |
| SEXTH16 | Extract half-word and extend signed |
| REVB16 | Extract half-word and extend signed |
| REVH16 | Half-word byte-reverse |

Chart 5-7 List of 16-bit extract and insert instructions

C-Sky Confidential



Multiply-divide instruction:

MULT16 Multiply

Chart 5-8 List of 16-bit multiply-divide instructions

5.1.2. Branch Jump Instruction

Branch jump instruction can be further divided into:

Branch instruction:

| BT16 | C=1 branch instruction |
|------|------------------------|
| BF16 | C=0 branch instruction |

Chart 5-9 List of 16-bit branch instructions

Jump instruction:

| BR16 | Unconditional jump |
|-------|-----------------------------|
| JMP16 | Register jump |
| JSR16 | Register jump to subprogram |
| RTS16 | Link register jump |

Chart 5-9 List of 16-bit jump instructions

5.1.3. Memory Access Instruction

Memory access instruction can be further divided into:

Immediate operand offset access instruction:

| LD16.B | Load unsigned and extended byte |
|--------|--------------------------------------|
| LD16.H | Load unsigned and extended half-word |
| LD16.W | Load word |
| ST16.B | Store byte |
| ST16.H | Store half-word |
| ST16.W | Store word |

Chart 5-10 List of 16-bit immediate operand offset access instructions

Multi-register access instructions:

| | POP16 | Рор |
|---|---------|--------------------------|
| | IPOP16 | Interrupt pop |
| 1 | PUSH16 | Push |
| | IPUSH16 | Interrupt push |
| | NIE16 | Interrupt nesting enable |
| | NIR16 | Interrupt nesting return |

Chart 5-11 List of 16-bit Multi-register access instruction

C-Sky Confidential



note: NIE16 and NIR16 need to be executed in supervisor mode

5.1.4. Privilege Instructions

16-bit Privilege instructions :

| NIE16 | Interrupt nesting enable |
|-------|--------------------------|
| NIR16 | Interrupt nesting return |

Chart 5-12 List of 16-bit Privilege instructions

note: NIE16 和 NIR16 are Multi-register access instructions at the same time.

5.2. Coding Mode of 16-bit Instructions

The 16-bit instruction set of CSKY V2 is almost consistent with the subset of 32-bit

instructions in coding style and it can be divided into three categories:

- Jump type (J type)
- Immediate operand type (I type)
- Register type (R type)

5.2.1. Jump Type

The coding mode of jump type (J type) is shown in the following chart:

| 1514 | 13 10 | 9 0 |
|------|-------|--------|
| 0 0 | OP | Offset |
| 2 | 4 | 10 |

OP field is the main operation code and instructions of this coding type can be identified through 4-bit main operation code; Offset field is the offset of jump instruction.

5.2.2. Immediate Operand Type

Immediate operand type (I type) covers four coding modes including 3-bit immediate operand, 5-bit immediate operand, 7-bit immediate operand, and 8-bit immediate operand.

The coding mode of 3-bit immediate operand is shown in the following chart:

| 1514 | 13 11 | 10 8 | 7 5 | 4 2 | 1 0 | |
|------|-------|------|-----|------|-----|--|
| 01 | OP | RX | RZ | IMM3 | SOP | |
| 2 | 3 | 3 | 3 | 3 | 2 | |

OP field is the main operation code and the instruction or instruction type can be identified through 3-bit main operation code; RZ field is the destination register field; IMM3 field is the 3-bit immediate operand; SOP field is the sub-operation code field. The

C-Sky Confidential



instruction type can be gained after decoding the main operation code OP, and the specific instruction can be obtained only after further decoding the sub-operation code SOP.

The coding mode of 5-bit immediate operand has three formats and the first format is shown in the following chart:

| 1514 | 13 11 | 10 8 | 7 5 | 4 | 0 |
|------|-------|------|-----|------|---|
| 0 1 | OP | RX | RZ | IMM5 | |
| 2 | 3 | 3 | 3 | 5 | |

OP field is the main operation code and the instruction or instruction type can be identified through 3-bit main operation code; RX field is the source register field; RZ field is the destination register field; IMM5 field is the 5-bit immediate operand

The second coding mode of 5-bit immediate operand is shown in the following chart:

| 1514 | 13 11 | 10 8 | 7 5 | 4 | 0 |
|------|-------|------|-----|------|---|
| 0 0 | OP | RX | SOP | IMM5 | |
| 2 | 3 | 3 | 3 | 5 | |

OP field is the main operation code and the instruction or instruction type can be identified through 3-bit main operation code; RX field is the source register field; SOP field is the sub-operation code field; IMM5 field is the 5-bit immediate operand. The instruction type can be gained after decoding the main operation code OP, and the specific instruction can be obtained only after further decoding the sub-operation code SOP

The third coding mode of 5-bit immediate operand is shown in the following chart:

| 1514 | 13 11 | 10 8 | 7 5 | 4 | 0 |
|------|-------|------|-----|------|---|
| 10 | OP | RX | RZ | IMM5 | |
| 2 | 3 | 3 | 3 | 5 | |

OP field is the main operation code and the instruction or instruction type can be identified through 3-bit main operation code; RX field is the source register field; RZ field is the destination register field; IMM5 field is the 5-bit immediate operand.

The coding mode of 7-bit immediate operand is shown in the following chart:

| 1514 | 13 | | 10 | 98 | 7 | 5 | 4 | | 0 |
|------|----|----|----|------|-----|-----|---|------|---|
| 00 | | OP | | IMM2 | SOP | /RZ | | IMM5 | |
| 2 | | 4 | | 2 | 3 | | | 5 | |

OP field is the main operation code and the instruction or instruction type can be identified through 4-bit main operation code; IMM2 field and IMM5 field are two high bits

C-Sky Confidential



and five low bits of 7-bit immediate operand; SOP/RZ field is the sub-operation code field or destination register field. The instruction type can be gained after decoding the main operation code OP, and the specific instruction can be obtained only after further decoding the sub-operation code SOP.

The coding mode of 8-bit immediate operand has two formats and the first format is shown in the following chart:

| 1514 | 13 11 | 10 8 | 7 | 0 |
|------|-------|-------|------|---|
| 0 0 | OP | RX/RZ | IMM8 | |
| 2 | 3 | 3 | 8 | |

OP field is the main operation code and the instruction or instruction type can be identified through 3-bit main operation code; RZ/RX field is the destination register field or source register field; IMM8 field is the 8-bit immediate operand.

The second coding mode of 8-bit immediate operand is shown in the following chart:

| 1514 | 13 11 | 10 8 | 7 5 | 4 | 0 |
|------|-------|------|-----|------|---|
| 10 | OP | IMM3 | RZ | IMM5 | |
| 2 | 3 | 3 | 3 | 5 | |

OP field is the main operation code and the instruction or instruction type can be identified through 3-bit main operation code; IMM3 field and IMM5 field are three high bits and five low bits of 8-bit immediate operand; RZ field is the destination register field.

5.2.3. Register Type

Register type (R type) covers two coding modes including 3-bit operand and 2-bit operand.

The coding mode of 3-bit operand is shown in the following chart:

| 1514 | 13 11 | 10 8 | 75 | 4 2 | 1 0 |
|------|-------|------|----|-----|-----|
| 0 1 | OP | RX | RZ | RY | SOP |
| 2 | 3 | 3 | 3 | 3 | 2 |

OP field is the main operation code and the instruction or instruction type can be identified through 3-bit main operation code; RX field is the first source register field; RZ field is the destination register field; RY field is the second source register field; SOP field is the sub-operation code field. The instruction type can be gained after decoding the main operation code OP, and the specific instruction can be obtained only after further decoding the sub-operation code SOP.

The coding mode of 2-bit operand is shown in the following chart:

C-Sky Confidential



| 1514 | 13 | 10 | 9 6 | 3 | 5 | 2 | 1 | 0 |
|------|----|----|-------|---|---|---|---|----|
| 0 1 | OP | | RZ/RY | | R | X | s | OP |
| 2 | 4 | | 4 | | 4 | 4 | | 2 |

OP field is the main operation code and the instruction or instruction type can be identified through 4-bit main operation code; RZ/RY field is the destination register field and second source register field; RX field is first source register field; SOP field is the sub-operation code field. The instruction type can be gained after decoding the main operation code OP, and the specific instruction can be obtained only after further decoding the sub-operation code SOP.

5.3. Operand Addressing Mode of 16-bit Instructions

The 16-bit instruction set of CSKY follows three instruction coding modes and each coding mode has its own operand addressing mode. In the following, various operand addressing modes will be introduced.

5.3.1. Addressing Mode of Jump-type Instructions

The 16-bit instructions of jump type in CSKY V2 only have one addressing mode.

5.3.1.1. Addressing Mode of 10-bit Immediate Operand

In the instructions that adopt the addressing mode of 10-bit immediate operand, there is an immediate operand field with the length of 10 bits. This field is used to generate destination address as offset. Instructions of this format include br16, bt16 and bf16.

| 1514 | 13 10 | 9 0 |
|------|-------|--------|
| 0 0 | OP | Offset |
| 2 | 4 | 10 |

5.3.2. Addressing Mode of Immediate-type Instructions

The 16-bit instructions of immediate operand type in CSKY V2 have six addressing modes

5.3.2.1. Addressing Mode of Two Register 3-bit Immediate Operand

In the instructions that adopt the addressing mode of two register 3-bit immediate operand, RX field is the source register field; RZ field is the destination register field; IMM3 field directly participates in data operation as 3-bit immediate operand; SOP field is the sub-operation code field. Instructions of this format include addi16 and subi16.

C-Sky Confidential



| 1514 | 13 1 [′] | 10 8 | 37 | 75 | 4 2 | 1 0 |
|------|-------------------|------|----|----|------|-----|
| 0 1 | OP | RX | | RZ | IMM3 | SOP |
| 2 | 3 | 3 | | 3 | 3 | 2 |

5.3.2.2. Addressing Mode of Two Register 5-bit Immediate Operand

The instructions that adopt the addressing mode of two register 5-bit immediate operand can be further divided into two formats.

In the first format, RX field is source register field; RZ field is the destination register field; IMM5 field can also directly participate in data operation as 5-bit immediate operand; SOP field is the sub-operation code field. Instructions of this format include Isli16, Isri16 and asri16

| 1514 | 13 11 | 10 8 | 7 5 | 4 0 |
|------|-------|------|-----|------|
| 0 1 | OP | RX | RZ | IMM5 |
| 2 | 3 | 3 | 3 | 5 |

In the second format, RX field is source register field; RZ field is the destination register field; IMM5 field can also directly participate in data operation as 5-bit immediate operand; SOP field is the sub-operation code field. Instructions of this format include st16.b, st16.h, st16.w,ld16.b, ld16.h and ld16.w.

| 1514 | 13 11 | 10 8 | 7 5 | 4 | 0 |
|------|-------|------|-----|------|---|
| 10 | OP | RX | RZ | IMM5 | |
| 2 | 3 | 3 | 3 | 5 | 1 |

5.3.2.3. Addressing Mode of Single Register 5-bit Immediate Operand

In the instructions that adopt the addressing mode of single register 5-bit immediate operand, RX field is the source register field or destination register; SOP field is the sub-operation code field. Instructions of this format include cmphsi16, cmplti16, cmpnei16, bclri16, bseti16 and btsti16.

| 1514 | 13 11 | 10 8 | 75 | 4 | 0 |
|------|-------|------|-----|------|---|
| 0 0 | OP | RX | SOP | IMM5 | |
| 2 | 3 | 3 | 3 | 5 | |

5.3.2.4. Addressing Mode of Single Register 7-bit Immediate Operand

In the instructions that adopt the addressing mode of single register 7-bit immediate operand, RZ field is the destination register field; IMM2 field and IMM5 field can be

C-Sky Confidential



combined into 7-bit immediate operand to directly participate in data operation. Instruction of this format includes Irw16.

| 1514 | 13 | 1098 | 7 5 | 4 | 0 |
|------|----|------|-----|------|---|
| 00 | OP | IMM2 | RZ | IMM5 | |
| 2 | 4 | 2 | 3 | 5 | |

5.3.2.5. Addressing Mode of 7-bit Immediate Operand

In the instructions that adopt the addressing mode of 7-bit immediate operand, IMM2 field and IMM5 field can be combined into 7-bit immediate operand to directly participate in data operation; SOP field is the sub-operation code field. Instructions of this format include push16, pop16, bpush16.h, bpush16.w, bpop16.h, bpop16.w, addi16(SP) and subi16(SP).

| 1514 | 13 | 1098 | 7 5 | 4 | 0 |
|------|----|------|-----|------|---|
| 0 0 | OP | IMM2 | SOP | IMM5 | |
| 2 | 4 | 2 | 3 | 5 | |

5.3.2.6. Addressing Mode of Single Register 8-bit Immediate Operand

The instructions that adopt the addressing mode of single register 8-bit immediate operand can be further divided into three formats.

In the first format, RZ field is the destination register field; IMM8 field can also directly participate in data operation as 8-bit immediate operand; SOP field is the sub-operation code field. Instructions of this format include addi16(SP), subi16(SP) and movi16.

| 1514 | 13 11 | 10 8 | 7 | 0 |
|------|-------|------|------|---|
| 00 | OP | RZ | IMM8 | |
| 2 | 3 | 3 | 8 | |

In the second format, RZ field is the source register field or destination register field; IMM8 field can also directly participate in data operation as 8-bit immediate operand; SOP field is the sub-operation code field. Instructions of this format include addi16 and subi16.

| 1514 | 13 11 | 10 8 | 7 | 0 |
|------|-------|------|------|---|
| 00 | OP | RZ | IMM8 | |
| 2 | 3 | 3 | 8 | |

In the third format, RZ field is the source register field or destination register field; IMM3 field and IMM5 field can be combined into 8-bit immediate operand to directly participate in data operation. Instructions of this format include st16.w(SP) and **C-Sky Confidential**

Id16.w(SP).



| 1514 | 13 11 | 10 8 | 7 5 | 4 | 0 |
|------|-------|------|-----|------|---|
| 10 | OP | IMM3 | RZ | IMM5 | |
| 2 | 3 | 3 | 3 | 5 | |

5.3.3. Addressing Mode of Register-type Instructions

The 16-bit instructions of register type in CSKY have three addressing modes.

5.3.3.1. Addressing Mode of Ternary Register

In the instructions that adopt the addressing mode of ternary register, the two register fields RX and RY are the first source register field and second source register field respectively; RZ field is the destination register field; SOP field is the sub-operation code field. Instructions of this format include addu16 and subu16.

| 1514 | 13 11 | 10 8 | 7 5 | 4 2 | 1 0 |
|------|-------|------|-----|-----|-----|
| 0 1 | OP | RX | RZ | RY | SOP |
| 2 | 3 | 3 | 3 | 3 | 2 |

5.3.3.2. Addressing Mode of Two Register

The instructions that adopt the addressing mode of two register can be further divided into three formats.

In the first format, the two register fields RX and RY are the first source register field and second source register field respectively; SOP field is the sub-operation code field. Instructions of this format include cmphs16,cmplt16,cmpne16,tst16.

| 1514 | 13 10 |)96 | 5 | 2 1 0 |
|------|-------|-----|----|-------|
| 0 1 | OP | RY | RX | SOP |
| 2 | 4 | 4 | 4 | 2 |

In the second format, RZ field is the destination register field; RX is the source register; SOP field is the sub-operation code field. Instructions of this format include mov16, zextb16, zextb16, sextb16, sextb16, revb16 and revb16.

| 1514 | 13 1 | 096 | 5 2 | 2 1 0 |
|------|------|-----|-----|-------|
| 0 1 | OP | RZ | RX | SOP |
| 2 | 4 | 4 | 4 | 2 |
| | | | | |

In the third format, RZ field is the destination register field and second source

C-Sky Confidential



register field; RX field is the first source register field; SOP field is the sub-operation code field. Instructions of this format include addu16, addc16, subu16, subc16, and16, andn16, or16, xor16, nor16, ls116, lsr16, asr16, rot116 and mult16.

| 1514 | 13 10 | 9 6 | 5 2 | 210 |
|------|-------|-----|-----|-----|
| 0 1 | OP | RZ | RX | SOP |
| 2 | 4 | 4 | 4 | 2 |

5.3.3.3. Addressing Mode of Single Register

The instructions that adopt the addressing mode of single register can be further divided into two formats.

In the first format, RX field is the source register field; SOP field is the sub-operation code field. Instructions of this format include tstnbz16, jmp16 and jsr16.

| 1514 | 13 10 | 9 6 | 5 | 2 1 0 |
|------|-------|-----|----|-------|
| 0 1 | OP | 0 | RX | SOP |
| 2 | 4 | 4 | 4 | 2 |

In the second format, RZ field is the destination register field; SOP field is the sub-operation code field. Instruction of this format includes mvcv16.

| 1514 | 13 | 10 9 | 6 | 5 | 2 | 1 0 | |
|------|----|------|----|---|---|-----|--|
| 0 1 | OP | | RZ | | 0 | SOP | |
| 2 | 4 | | 4 | | 4 | 2 | |

C-Sky Confidential



6. Exception Handling

Exception handling (including instruction exception and external interruption) is an important technology of processors. When exceptions happen this technology can be used to help processors deal with these events. Exceptions include hardware error, instruction error and user request etc. In this chapter, the category of exceptions, exception priority, exception vector table, return from exception and bus error recovery will be introduced.

6.1. Overview of Exception Handling

Exception handling is the process which processors change from normal flow of programs to exception handler to respond the occurrence of internal or external exceptions. Events trigger external exceptions including: interrupt request, read/write access error or hardware reset; events trigger internal exceptions include illegal instructions, misaligned error, privilege violation exceptions and instruction trace. Trap and bkpt cause internal exceptions even when being executed normally. Moreover, illegal instructions, load/store instruction misaligned, executing privilege instructions in user mode would result in exception too. Exception handler will jump to the entrance of exception handle service with the help of exception vector table.

The key to exception handling is that when exceptions happen, the current state of execution can be preserved and later resumed at the original location. Exceptions can be recognized at every stage of the pipeline and following instructions should not be allowed to change the state of CPU. Exceptions are handled at the boundary of instructions, namely CPU responds to interrupt after instruction retires, saves the address of next instruction before jumping to exception handler. In order not to affect the performance, same instructions should not be executed again after returning from the exception handler. CPU would save the address of instruction based upon whether it is finished when exception occurs. For example, if the exception is an external interrupt, the interrupted instruction would retire as usual, the address of the next instruction(PC+2/PC+4 decided based on 16/32 bit) would be restored in exception PC register(EPC) as the entrance when return from exception handler; if the exception is caused by access error, the instruction itself is not finished, it will retire but the state of CPU should not be changed(REG values remain the same), and its PC would be stored in exception PC register(EPC).

Exception handling should be processed with following these steps:

Step 1, store PSR and PC into shadow registers (EPC and EPSR)

C-Sky Confidential



Step 2, set the S bit of PSR(disregard of current mode) to enter the supervisor mode;

Step 3, update the vector number in the VEC field with the current exception number, mark out the type of the exception and the condition of shared exception handler;

Step 4, clear the exception enable bit (EE) in PSR, forbid any new exceptions. If exceptions(except for interrupt) occur when EE equals to 0, processor would regard them as unrecoverable exceptions. When any unrecoverable exceptions happen, both EPSR and EPC would be updated;

Step 5, clear the interrupt enable(IE) in PSR, forbid responding to interrupt;

Note Step 2-4, happens simultaneously;

Step 6, processor generates the entrance address of exception handler based on the exception vector number and fetch the address of first instruction of exception handler. Multiply the exception vector number by 4 and sum up with exception vector base stored in vector base register(VBR), otherwise equals to 0 if VBR doesn't exist, to obtain the exception handler entrance address. Using this address to acquire the address of 1st instruction in exception handler from memory. For interrupt, the exception vector is determined by external interrupt controller;

Last step, processor executes the exception handler from its first instruction, starts handling exception.

All exception vectors are stored in supervisor mode address space and indexed by instructions, among which only reset vector base is fixed. Once the processor finishes initializing, if configured with VBR, the exception base address will be reloaded.

CSKY supports a 256 bytes vector table which includes 64 exception vectors(check Chart7-1). The first 30 vectors are used to identify internal vectors. 31st vector is reserved for software as a pointer points to system descriptor. The rest 32 vectors are reserved for external devices. Exception handler is controlled to respond to the interrupt requests by 8 bits interrupt vector and interrupt controller. When processor responds to the interrupt request it will lock the interrupt vector.

| Vector number | Vector offset(Hex) | Exception |
|------------------|--------------------|-----------------------------------|
| 0 | 000 | Reset exception |
| 1 | 004 | Unaligned Memory Access exception |
| 2 | 008 | Access error exception |
| 3 | 00C | Reserved |
| 4 | 010 | Illegal instruction exception |

| Chart 6-1 | Exception | vector | table |
|-----------|-----------|--------|-------|
|-----------|-----------|--------|-------|

C-Sky Confidential



| Vector number | Vector offset(Hex) | Exception |
|------------------|--------------------|---|
| 5 | 014 | Instruction Privilege violation exception |
| 6 | 018 | Reserved |
| 7 | 01C | Break-point exception |
| 8 | 020 | Unrecoverable exception |
| 9-15 | 024-03C | Reserved |
| 16-19 | 040-04C | Trap exception (TRAP #0-3) |
| 20-30 | 050-078 | Reserved |
| 31 | 07C | Points to system descriptors |
| 32-255 | 080-FC | Reserved for interrupt controller |

6.2. Exception Types

In this section internal and external exceptions of CSKY CPU will be introduced. Exceptions needs to handle can be partitioned into follow categories,

- Reset exception;
- Misaligned memory access exception;
- Access error exception;
- Illegal instruction exception;
- Instruction privilege violation exception;
- Break-point;
- Unrecoverable exception;
- Vector interrupt;

6.2.1.Reset Exception(offset 0x0)

Reset exception is the exception with highest priority, it is used to initialize the system or recover it from major malfunctions. Reset exception would stop all activities in the processor, all of which are unrecoverable. Reset is also used to test the initialization of scan-chain, check the value of latch in clock control logic and initialize after power-on.

Reset exception sets PSR(S) high to ensure the processor works in supervisor mode. It will also clear PSR(IE) and PSR(EE) to stop the processor to respond to exceptions or interruptions. At the meantime, the VBR gets cleared and its default value is 0x00000000. CPU reads from the exception vector table with offset 0x0, to get the entrance of exception handler and loads it to PC. The exception handling would start from that

C-Sky Confidential



address.

6.2.2. Misaligned Memory Access Exception (offset 0x4)

When the processor tries to access to misaligned address, exception occurs. By setting PSR(MM), this exception can be masked, processor will not check alignment. When MM is set, if the processor supports unaligned access, it will access the memory with unaligned address otherwise it sets the lowest bit 0 to access the memory. EPC points to the instruction with unaligned address. In CSKY CPU unaligned access only happens when access data.

Under any circumstances, if split memory access instructions (including LDM, STM, PUSH, POP, NIE, NIR, IPUSH, IPOP etc.) have unaligned address, the processor needs to respond the unaligned memory access exception.

6.2.3. Access Error Exception (offset 0x8)

If external bus returns error signal (for example pad_biu_hresp[1:0]=1), access error exception happens. When access to area protected by MPU, access error occurs too. EPC points to the instruction which sends out the request to the bus.

Any errors on bus would result in access error, the exception handler would be triggered.

6.2.4.Illegal Instruction Exception (offset 0x10)

If instructions are found out illegal or cannot be implemented while decoding, CPU would not execute these instructions, instead the exception handler would be triggered. EPC points to that illegal instruction.

6.2.5.Instruction Privilege Violation Exception (offset 0x14)

For safety concern, some instructions are privileged, they can only be executed in supervisor mode. Any attempt to execute them in user mode would result in privilege violation exception.

If a privilege violation happens, exception handler takes effect before execute that instruction. EPC points to that instruction.

6.2.6.Break-point Exception (offset 0x1C)

CSKY CPU responds to break-point exception when FDB bit of CSR is 0 and bkpt instruction is executed. EPC points to the bkpt instruction.

C-Sky Confidential



6.2.7. Unrecoverable Exception (offset 0x20)

When PSR (EE) is 0, all exceptions except for the reset exception will result in unrecoverable exception. Because at this time, EPC and EPSR might being overwritten by other exceptions.

Because software should eliminate the possibility of any exceptions when EE bit of PSR is 0, any unrecoverable exception always indicates system error. In exception handler, the type of exception that causes unrecoverable exception is undetermined.

6.2.8.Interrupt Exception

When external devices need to request service or send data, they can use interrupt signal and corresponding interrupt vector to trigger an interrupt exception.


Common interrupt is identified on the boundary of instructions. If IC bit of PSR is set, LDM, STM, PUSH, POP, IPUSH, IPOP and some other multi-cycle instructions can be interrupted before they finish to shorten the wait time. Multi-cycle instruction NIE cannot be interrupted and NIR can only respond to interrupt at the end of its execution, regardless of IC bit in PSR.

6.2.8.1. Exception Vector (INT)

If IE bit in PSR is cleared, the interrupt signal is masked, processor would not respond to interrupt. Common interrupt uses EPSR and EPC as its shadow registers, it can also be masked by EE bit in PSR. When interrupt is enabled, processor uses specified signal to provide interrupt exception number which can be any one from 32-255(0-31 are not allowed).

C-Sky Confidential





6.2.8.2. Process of handling interrupt

Chart 6-2 process of handling interrupt

In the above Chart, when interrupt vector number is ready, the interrupt signal is pulled down. After this signal is sampled by the posedge of both system clk and CPU clk, CPU would receive the interrupt and the interrupt vector based on the interrupt code to enter the interrupt handler. In interrupt handler, external interrupt source should be cleared by software, namely pull up the interrupt enable signal. This signal is also required to be sampled by two clks.

For more detailed introduction of interrupt mechanism and signal interface, please check related guide.

6.2.9.Trap Exception (offset 0x40-0x4C)

Some instructions can be used to generate trap exceptions. Trap #n can enforce the generation of exception, which can be used while debugging. In exception handler, EPC points to trap instruction.

6.3. Exception priority

As shown in Chart 7-3, based on the property and the handling order, CSKY prioritizes exceptions into 5 classes. In Chart 7-3, 1 represent highest priority while 5 is the lowest. It is worth noting that, in class 4,5, several exceptions share the same priority, because they are mutually exclusive.

In CSKY CPU, multiple exceptions can occur simultaneously. Reset exception has the highest priority for its special property.

C-Sky Confidential



All other exceptions are handled in an order based on the priority listed in Chart 7-3. If EE bit of PSR is cleared, any exception would result in an unrecoverable exception.

When several exceptions happen at the same time, the one with highest priority would be dealt with first. When processor returns from exception and the particular instruction is re-executed, other exceptions would reappear.

| Priority | Exception types | Exception properties |
|----------|--------------------------|--|
| 1 | Reset exception | Processor stops all programs and reset the |
| | • | system |
| | Unaligned Memory Access | After the retirement of the instruction, processor |
| 2 | с <i>,</i> | saves the current state and starts handling |
| | exception | exception. |
| 3 | Interrupt | If IC=0, interrupt would be responded after |
| 3 | Interrupt | retirement, otherwise before instruction finishes. |
| | | After the retirement of the instruction, processor |
| 4 | Unrecoverable exception; | saves the current state and starts handling |
| | Access error exception; | |
| | | exception. |
| | Illegal exception; | |
| | Instruction Privilege | After the retirement of the instruction, processor |
| 5 | violation exception; | saves the current state and starts handling |
| | Trap exception; | exception. |
| | Break-point exception; | |

Chart 6-3 Exception priority

6.3.1. Debug Request while Handling Exceptions

If processor receives a debug request while handling exceptions, debug request would be responded first. Exception handling would be delayed until processor exits debug mode and the instruction causes the exception is re-executed.

6.4. Return from Exception

Processor can return from exception by executing rte instruction. Rte instruction uses the information stored in shadow register EPSR and EPC to return from exception.

C-Sky Confidential



7. Work Mode Switching

CSKY CPU has three work modes, normal mode, low power mode and debug mode. Low power mode can be further partitioned into three modes: STOP mode, DOZE mode and WAIT mode. This chapter will explain all these modes and how they switch.

7.1. CSKY CPU Work Mode and Switching

As shown in chart 10-1, there are three work modes in CSKY CPU, namely normal mode, low power mode and debug mode. Which mode the CPU is in can be determined by checking had_pad_jdb_pm[1:0].




Chart 7-1 CPU Work Modes

7.1.1. Normal Mode

The normal mode can be partitioned into two types: supervisor mode and user mode, which mode the CPU is in can be determined by checking the S bit in PSR. When S bit is 1, CPU is in supervisor mode; when S is 0, CPU is in user mode. If the CPU is in supervisor mode, it can switch to user mode by clear S bit; if CPU is in user mode, it needs to trigger exceptions to enter supervisor mode.

7.1.2.Low Power Mode

After executing low power instructions (STOP, DOZE, WAIT), CPU enters low power mode. In low power mod, the CPU clock is stopped, only asynchronous interrupt request (pad_sysio_intraw_b) or debug request can help exit low power mode. Which low power

C-Sky Confidential



mode the CPU is in can be determined by checking had_pad_jdb_pm[1:0].

7.1.2.1. DOZE Mode

After executing DOZE instruction, the CPU enters DOZE low power mode. In this mode the CPU clock is stopped, whether external clocks are stopped depends on practical need.

7.1.2.2. STOP Mode

After executing STOP instruction, the CPU enters STOP low power mode. In this mode the CPU clock is stopped, so do almost all external clocks.

7.1.2.3. WAIT Mode

After executing WAIT instruction, the CPU enters WAIT low power mode. In this mode the CPU clock is stopped, but almost all external clocks remain working and can generate new interrupt.

7.1.3. Debug Mode

7.1.3.1. Entering Debug Mode

After receiving debug request, CPU enters debug mode, the request may come from:

- When ADR bit in HCR is set, processor enters debug mode directly.
- When DR bit in HCR is set, processor enters debug mode after finishing current instruction.
- When FDB bit in CSR is set, processor enters debug mode only when execute bkpt.
- When TME bit in HCR is set, processor enters debug mode after trace-counter decrease to 0.
- When CPU is in memory break-point debug mode, if BKPTA or BKPTB is triggered (MBCA or MBCB equals 0), or any of BKPTC-BKPTI is triggered, and the current instruction meets the requirement of break-point, the processor enters debug mode. When processor is in low power mode, it can exit low power mode and enter debug

mode by setting ADR in HCR or DR.

7.1.3.2. Exiting Debug mode

If GO,EX bit in HACR of CPU is set, and at the meantime R/W is 0(write), RS selects WBBR,PSR,PC,IR,CSR or Bypass register, the CPU exits debug mode when executes any instruction.

Note: In debug mode PC, CSR, PSR might get changed, so when exist debug mode, the value of these registers must be the ones stored when enter debug mode.

C-Sky Confidential



Appendix A: Example of Setting MPU

* Function: An example of set MPU.

* Enable/disable memory space region.

* Memory space: 0x28000000 ~ 0x29000000(16MBytes).

| * Id | Memory Space | Write | Read | Executable | Security | I |
|------|-------------------------|-------|------|------------|----------|---|
| * 0 | 0x00000000 ~ 0xFFFFFFF | Yes | Yes | NO | NO | I |
| * 1 | 0x28000000 ~ 0x29000000 | Yes | Yes | Yes | Yes | I |
| * 2 | 0x28000000 ~ 0x28100000 | No | Yes | Yes | NO | I |
| * 3 | 0x28F00000 ~ 0x29000000 | Yes | Yes | No | Yes | I |
| * | | | | | | |

* Copyright (c) 2007 C-SKY Microsystems Co.,Ltd. All rights reserved.

```
/* Enable/disable every memory area. */
    /* Set the access authorization.
                                       */
    /* Set the executable or not.
                                          */
    /* Set the security or not.
                                     */
    movih
             r10,0xa00
             r10,r10,0xef06
    ori
    mtcr
             r10,cr<19,0>
    /* The first area (0x0000000 ~ 0xFFFFFFF) */
             r10,0
    movi
    mtcr
             r10,cr<21,0>
                                   /* 4G space, Base address: 0x00000000 */
    movi
             r10,0x3f
             r10,cr<20,0>
    mtcr
    /* The second area (0x28000000 ~ 0x29000000) */
    movi
             r10,1
             r10,cr<21,0>
    mtcr
    movih
             r10,0x2800
                         /* 16M Space, Base address: 0x28000000 */
ori
         r10,r10,0x2f
             r10,cr<20,0>
    mtcr
    /* The third area (0x28000000 ~ 0x28100000) */
             r10,2
    movi
    mtcr
             r10,cr21
```

C-Sky Confidential

File Name: CSKY Architecture user guide No: movih r10,0x2800 r10,r10,0x2f /* 1M Space, Base address: 0x28000000 */ ori r10,cr<20,0> mtcr /* The fourth area (0x28F00000 ~ 0x29000000) */ r10,3 movi mtcr r10,cr21 movih r10,0x2800 r10,r10,0x27 /* 1M Space, Base address: 0x28F00000 */ ori mtcr r10,cr<20,0> /* Enable MPU */ mfcr r7, cr<18,0> bseti r7, 0 bclri r7, 1 r7, cr<18,0> mtcr

C-Sky Confidential



Appendix B: Term list of basic instructions

Following is the detailed description of every CSKY V2 instruction, listed alphabetically.

Every instruction is ended with number '32' or '16', represent its instruction width. For example, 'addc32' means it is a 32 bit unsigned add with carry, 'addc16' means it is a 16 bit unsigned add with carry.

At the end of mnemonic symbol in each instruction, the figure '32' or '16' is used to represent bit width of the instruction. For instance, 'addc32' means that this instruction is a 32-bit unsigned add with carry, and 'addc16' means that this instruction is a 16-bit unsigned add with carry.

If the width is omitted, the system would pick the optimized one during compiling. Moreover any instruction marked with *#* is a pseudo instruction.

C-Sky Confidential



ADDC – Add with carry unsigned

Unified

instruction

| Grammar | Operation | Compiling result | | |
|-----------------|--|---|--|--|
| addc rz, rx | $RZ \leftarrow RZ + RX + C,$ | Compiled into corresponding 16-bit | | |
| | $C \leftarrow carry$ | or 32-bit instructions according to | | |
| | | the range of register. | | |
| | | if (x<16) and (z<16), then | | |
| | | addc16 rz, rx; | | |
| | | else | | |
| | | addc32 rz, rz, rx; | | |
| addc rz, rx, ry | $RZ \leftarrow RX + RY + C,$ | Compiled into corresponding 16-bit | | |
| | $C \leftarrow carry$ | or 32-bit instructions according to | | |
| | | the range of register. | | |
| | | if (y==z) and (x<16) and (z<16), | | |
| | | then | | |
| | | addc16 rz, rx; | | |
| | | else | | |
| | | addc32 rz, rx, ry; | | |
| Description: | Add the values in RZ/RY, RX and C bits, save the result in RZ, and | | | |
| | save the carry in C bit. | | | |
| Influence on | $C \leftarrow carry$ | | | |
| flag bit: | | | | |
| Exception: | None | | | |
| | | | | |
| | | | | |
| 16-bit | | | | |
| instruction | | | | |
| Operation: | $RZ \leftarrow RZ + RX + C, C \leftarrow carr$ | у | | |
| Grammar: | addc16 rz, rx | | | |
| Description: | Add the values in RZ, RX and | C bits, save the result in RZ, and save | | |
| | the carry in C bit. | | | |
| Influence on | $C \leftarrow carry$ | | | |
| flag bit: | | | | |
| Restriction: | The range of register is r0-r15 | | | |
| | | le e Cel | | |

C-Sky Confidential



Exception: None Instruction format:

| 1514 | 4 | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|------|-----|-----|----|----|---|---|----|---|---|---|
| 0 1 | 1 1 | 0 0 | 0 | RZ | | | RX | | 0 | 1 |

32-bit

| instruction | |
|--------------|---|
| Operation: | $RZ \leftarrow RX + RY + C, C \leftarrow carry$ |
| Grammar: | addc32 rz, rx, ry |
| Description: | Add the values in RX, RY and C bits, save the result in RZ, and |
| | save the carry in C bit. |
| Influence on | $C \leftarrow carry$ |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |

| 3130 26 | 25 2120 | 1615 | 109 | 54 | 0 |
|-------------|---------|-------|-------------|--------|---|
| 1 1 0 0 0 1 | RY | RX 00 | 0 0 0 0 0 0 | 010 RZ | |

C-Sky Confidential



ADDI - Add immediate unsigned

Unified

instruction

| Grammar | Operation | Compiling result | | | | | |
|---------------|--|---|--|--|--|--|--|
| addi rz, | $RZ \leftarrow RZ +$ | Compiled into corresponding 16-bit or | | | | | |
| oimm12 | zero_extend(OIMM12) | 32-bit instructions according to the | | | | | |
| | | range of immediate operand and | | | | | |
| | | register. | | | | | |
| | | if (z<8) and (oimm12<257), | | | | | |
| | | addi16 rz, oimm8; | | | | | |
| | | else | | | | | |
| | | addi32 rz, rz, oimm12; | | | | | |
| addi rz, rx, | $RZ \leftarrow RX +$ | Compiled into corresponding 16-bit or | | | | | |
| oimm12 | zero_extend(OIMM12) | 32-bit instructions according to the | | | | | |
| | | range of immediate operand and | | | | | |
| | | register. | | | | | |
| | | if (oimm12<9) and (z<8) and (x<8), | | | | | |
| | | addi16 rz, rx, oimm3; | | | | | |
| | | elsif (oimm12<257) and (x==z) and | | | | | |
| | | (z<8), | | | | | |
| | | addi16 rz, oimm8; | | | | | |
| | | else | | | | | |
| | | addi32 rz, rx, oimm12; | | | | | |
| addi rz, r28, | RZ ← R28 + | Only 32-bit instructions exist. | | | | | |
| oimm18 | zero_extend(OIMM18) | addi32 rz, r28, oimm18; | | | | | |
| Description: | Zero-extend the immediate | operand with offset 1 to 32 bits, add it to | | | | | |
| | RX/RZ value, and save the | result in RZ. | | | | | |
| Influence on | No influence | | | | | | |
| flag bit: | | | | | | | |
| Restriction: | If the source register is R2 | 28, the range of immediate operand is | | | | | |
| | 0x1-0x40000. | | | | | | |
| | If the source register is not R28, the range of immediate operand is | | | | | | |
| | 0x1-0x1000. | | | | | | |
| Exception: | None | | | | | | |
| | C-Sky Conf | idential | | | | | |

C-Sky Confidential



| 16-bit | |
|---------------------|---|
| instruction | |
| 1 | |
| Operation: | $RZ \leftarrow RZ + zero_extend(OIMM8)$ |
| Grammar: | addi16 rz, oimm8 |
| Description: | Zero-extend the 8-bit immediate operand with offset 1 (OIMM8) to |
| | 32 bits, add it to RZ value, and save the result in RZ. |
| | Attention: The binary operand IMM8 is equal to OIMM8 – 1. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r7; the range of immediate operand is |
| | 1-256. |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 1110 | 8 7 0 |
| 0 0 1 0 0 | RZ IMM8 |

IMM8 field - Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM8, the value OIMM8 added into the register requires offset 1.

0000000 - + 1 0000001 - +2 1111111 - +25616-bit
instruction
---2
Operation: RZ \leftarrow RX + zero_extend(OIMM3)
Grammar: addi16 rz, rx, oimm3
Description: Zero-extend the 3-bit immediate operand with offset 1 (OIMM3) to

C-Sky Confidential



| | 32 bits, add it to RX value, and save the result in RZ. | | | | | | | |
|---------------------|---|--|--|--|--|--|--|--|
| | Attention: The binary operand IMM3 is equal to OIMM3 – 1. | | | | | | | |
| Influence on | No influence | | | | | | | |
| flag bit: | | | | | | | | |
| Restriction: | The range of register is r0-r7; the range of immediate operand is | | | | | | | |
| | 1-8. | | | | | | | |
| Exception: | None | | | | | | | |
| Instruction | | | | | | | | |
| format: | | | | | | | | |
| | | | | | | | | |

| 15 | 14 | | | | 10 | 8 | 7 | 5 | 4 | 2 | 1 | 0 |
|----|----|---|---|---|----|---|---|---|----|----|---|---|
| 0 | 1 | 0 | 1 | 1 | RX | | R | Z | IM | M3 | 1 | 0 |

IMM3 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM3, the value OIMM3 added into the register requires offset 1.

000 - + 1 001 - +2 111 - +8

32-bit

| instruction | |
|--------------|---|
| Operation: | $RZ \leftarrow RX + zero_extend(OIMM12)$ |
| Grammar: | addi32 rz, rx, oimm12 |
| Description: | Zero-extend the 12-bit immediate operand with offset 1 (OIMM12) |
| | to 32 bits, add it to RX value, and save the result in RZ. |
| | Attention: The binary operand IMM12 is equal to OIMM12 – 1. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of immediate operand is 0x1-0x1000. |
| Exception: | None |
| Instruction | |
| format: | |
| | |

C-Sky Confidential



| 31 30 26 | 25 2120 | 1615 | 1211 | 0 |
|-------------|---------|--------|---------|---|
| 1 1 1 0 0 1 | RZ | RX 000 | 0 IMM12 | |

IMM12 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM12, the value OIMM12 added into the register requires offset 1.

000000000000 - +0x1

00000000001 - +0x2

.

111111111111 - +0x1000

C-Sky Confidential



ADDI (SP) – Add immediate unsigned (stack pointer)

Unified

instruction

| instruction | [| | | | | | | |
|---------------------|---|---|--|--|--|--|--|--|
| Grammar | Operation | Compiling result | | | | | | |
| addi rz, sp, | $RZ \leftarrow SP +$ | Only 16-bit instructions exist. | | | | | | |
| imm | zero_extend(IMM) | addi rz, sp, imm | | | | | | |
| addi sp, sp, | $SP \leftarrow SP+$ | Only 16-bit instructions exist. | | | | | | |
| imm | zero_extend(IMM) | addi sp, sp, imm | | | | | | |
| Description: | Zero-extend the immediate | operand (IMM) to 32 bits, add it to stack | | | | | | |
| | pointer (SP) value, and save | e the result in RZ or SP. | | | | | | |
| Influence on | No influence | | | | | | | |
| flag bit: | | | | | | | | |
| Restriction: | The range of register is r0- | r7; the range of immediate operand is | | | | | | |
| | 0x0-0x3fc. | | | | | | | |
| Exception: | None | | | | | | | |
| | | | | | | | | |
| 16-bit | | | | | | | | |
| instruction | | | | | | | | |
| 1 | | | | | | | | |
| Operation: | $RZ \leftarrow SP + zero_extend(IM)$ | M) | | | | | | |
| Grammar: | addi16 rz, sp, imm8 | | | | | | | |
| Description: | Zero-extend the immediate operand (IMM) to 32 bits, add it to stack | | | | | | | |
| | pointer (SP) value, and save the result in RZ. | | | | | | | |
| | Attention: The immediate operand (IMM) is equal to the binary | | | | | | | |
| | operand IMM8 << 2. | | | | | | | |
| Influence on | No influence | | | | | | | |
| flag bit: | | | | | | | | |
| Restriction: | The range of register is r0- | r7; the range of immediate operand is | | | | | | |
| | (0x0-0xff) << 2. | | | | | | | |
| Exception: | None | | | | | | | |
| Instruction | | | | | | | | |
| format: | | | | | | | | |
| 1514 1110 | 8 7 0 | | | | | | | |

C-Sky Confidential



IMM8 field - Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM8, the value IMM added into the register needs to shift left by 2 bits.

00000000 - +0x0 00000001 - +0x4

11111111 - +0x3fc

| 16-bit | |
|---------------------|---|
| instruction | |
| 2 | |
| Operation: | $SP \leftarrow SP + zero_extend(IMM)$ |
| Grammar: | addi16 sp, sp, imm |
| Description: | Zero-extend the immediate operand (IMM) to 32 bits, add it to stack |
| | pointer (SP) value, and save the result in SP. |
| | Attention: The immediate operand (IMM) is equal to the binary |
| | operand {IMM2, IMM5} << 2. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | Both source and destination registers are stack pointer registers |
| | (R14); the range of immediate operand is (0x0-0x7f) << 2. |
| Exception: | None |
| Instruction | |
| format: | |
| | |
| 1514 1110 9 | 8 7 5 4 0 |
| 0 0 0 1 0 1 IM | IM2 0 0 0 IMM5 |

IMM field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand {IMM2, IMM5}, the value IMM added into the register needs to shift left by 2 bits.

{00, 00000} - +0x0

C-Sky Confidential



 $\{00, 00001\} - +0x4$

.....

{11, 11111} - +0x1fc

C-Sky Confidential



ADDU – Add unsigned

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | |
|--|--|-------------------------------------|--|--|--|--|--|--|--|
| addu rz, rx | $RZ \leftarrow RZ + RX$ | Compiled into corresponding 16-bit | | | | | | | |
| | | or 32-bit instructions according to | | | | | | | |
| | | the range of register. | | | | | | | |
| | | if (z<16) and (x<16), then | | | | | | | |
| | | addu16 rz, rx; | | | | | | | |
| | | else | | | | | | | |
| | | addu32 rz, rz, rx; | | | | | | | |
| addu rz, rx, ry | $RZ \leftarrow RX + RY$ | Compiled into corresponding 16-bit | | | | | | | |
| | | or 32-bit instructions according to | | | | | | | |
| | | the range of register. | | | | | | | |
| | | if (z<8) and (x<8) and (y<8), then | | | | | | | |
| | | addu16 rz, rx, ry; | | | | | | | |
| | | elsif (y==z) and (x<16) and (z<16), | | | | | | | |
| | | then | | | | | | | |
| | | addu16 rz, rx; | | | | | | | |
| | | else | | | | | | | |
| | | addu32 rz, rx, ry; | | | | | | | |
| Description: | Add the values of RZ/RY and I | RX, and save the result in RZ. | | | | | | | |
| Influence on | No influence | | | | | | | | |
| flag bit: | | | | | | | | | |
| Exception: | None | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| 16-bit | | | | | | | | | |
| 16-bit instruction | | | | | | | | | |
| | | | | | | | | | |
| instruction | $RZ \leftarrow RZ + RX$ | | | | | | | | |
| instruction 1 | $RZ \leftarrow RZ + RX$ addu16 rz, rx | | | | | | | | |
| instruction 1 Operation: | | and save the result in RZ. | | | | | | | |
| instruction 1 Operation: Grammar: | addu16 rz, rx | and save the result in RZ. | | | | | | | |



flag bit:

| Restriction: | The range of register is r0-r15. |
|--------------|----------------------------------|
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 15 | 514 | | | | 10 | 9 | | 6 | 5 | | 2 | 1 | 0 |
|----|-----|---|---|---|----|---|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 0 | 0 | | RZ | | | RX | | 0 | 0 |

| 16-bit | |
|---------------------|---|
| instruction | |
| 2 | |
| Operation: | $RZ \leftarrow RX + RY$ |
| Grammar: | addu16 rz, rx, ry |
| Description: | Add the values of RX and RY, and save the result in RZ. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r7. |
| Exception: | None |
| Instruction | |
| format: | |

| 15 | 14 | | | 11 | 10 | 8 | 7 | 5 | 4 | 2 | 1 | 0 | |
|----|----|---|---|----|----|---|----|---|---|---|---|---|--|
| 0 | 1 | 0 | 1 | 1 | RX | | RZ | | R | Y | 0 | 0 | |

| 32-bit instruction | on |
|--------------------|---|
| Operation: | $RZ \leftarrow RX + RY$ |
| Grammar: | addu32 rz, rx, ry |
| Description: | Add the values of RX and RY, and save the result in RZ. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

C-Sky Confidential



| 31 | 3 | 0 | | | | 26 | 625 | | 21 | 20 | 16 | 15 | | | | | 1(|)9 | | | | 5 | 4 | | 0 |
|----|---|---|---|---|---|----|-----|----|----|----|----|----|---|---|---|---|----|----|---|---|---|---|---|----|---|
| 1 | | 1 | 0 | 0 | 0 | 1 | | RY | | RX | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | RZ | |

C-Sky Confidential



AND – Bitwise AND

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------|-----------------------------|-------------------------------------|
| and rz, rx | $RZ \leftarrow RZ$ and RX | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (x<16) and (z<16), then |
| | | and16 rz, rx; |
| | | else |
| | | and32 rz, rz, rx; |
| and rz, rx, ry | $RZ \leftarrow RX$ and RY | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (y==z) and (x<16) and (z<16), |
| | | then |
| | | and16 rz, rx; |
| | | else |
| | | and32 rz, rx, ry; |
| Description: | Perform a bitwise-AND of th | e values of RZ/RY and RX, and save |
| | the result in RZ. | |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | None | |
| | | |
| 40 1.11 | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow RZ$ and RX | |
| Grammar: | and16 rz, rx | welves of DZ and DV and as in the |
| Description: | | e values of RZ and RX, and save the |
| Influence en | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |

C-Sky Confidential



Restriction:The range of register is r0-r15.Exception:NoneInstructionInstructionformat:Instruction

| 15 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|----|----|---|---|---|----|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 1 | 0 | RZ | | | RX | | 0 | 0 |

32-bit

| instruction | |
|--------------|--|
| Operation: | $RZ \leftarrow RX$ and RY |
| Grammar: | and32 rz, rx, ry |
| Description: | Perform a bitwise-AND of the values of RX and RY, and save the |
| | result in RZ. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 31 | 30 |) | | | 26 | 25 | | 21 | 20 | | 16 | 515 | | | | | 10 | 9 | | | | 5 | 4 | | 0 |
|----|----|---|---|---|----|----|----|----|----|------|----|-----|---|---|---|---|----|---|---|---|---|---|---|----|---|
| 1 | 1 | 0 | 0 | 0 | 1 | | RY | | F | RX (| | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | RZ | |

C-Sky Confidential



ANDI – Bitwise AND immediate

Unified instruction Grammar Operation **Compiling result** andi rz, rx, imm16 $RZ \leftarrow RX$ and zero_extend(IMM12) Only 32-bit instructions exist. andi32 rz, rx, imm12 Zero-extend the 12-bit immediate operand to 32 bits, perform a **Description:** bitwise-AND with RX value, and save the result in RZ. No influence Influence on flag bit: **Restriction:** The range of immediate operand is 0x0-0xFFF. None Exception: 32-bit instruction **Operation:** $RZ \leftarrow RX$ and zero_extend(IMM12) Grammar: andi32 rz, rx, imm12 Zero-extend the 12-bit immediate operand to 32 bits, perform a **Description:** bitwise-AND with RX value, and save the result in RZ. Influence on flag No influence bit: **Restriction:** The range of immediate operand is 0x0-0xFFF. Exception: None Instruction format:

| 31 30 | 2625 2 | 120 16 | 515 12 | 11 0 |
|-----------|--------|--------|---------|-------|
| 1 1 1 0 0 | 1 RZ | RX | 0 0 1 0 | IMM12 |

C-Sky Confidential



ANDN – Bitwise AND-NOT

Unified

instruction

| Grammar | Operation | Compiling result |
|-----------------|------------------------------|--|
| andn rz, rx | $RZ \leftarrow RZ$ and (!RX) | Compiled into corresponding 16-bit or |
| | | 32-bit instructions according to the |
| | | range of register. |
| | | if (x<16) and (z<16), then |
| | | andn16 rz, rx; |
| | | else |
| | | andn32 rz, rz, rx; |
| andn rz, rx, ry | $RZ \leftarrow RX$ and (!RY) | Compiled into corresponding 16-bit or |
| | | 32-bit instructions according to the |
| | | range of register. |
| | | if (x==z) and (y<16) and (z<16), then |
| | | andn16 rz, ry; |
| | | else |
| | | andn32 rz, rz, rx; |
| Description: | For and n rz, rx, perform a | bitwise-AND of RZ value and negative |
| | value of RX, and save the re | esult in RZ; for and rz, rx, ry, perform |
| | a bitwise-AND of RX value a | and negative value of RY, and save the |
| | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow RZ$ and (!RX) | |
| Grammar: | andn16 rz, rx | |
| Description: | Perform a bitwise-AND of R | Z value and negative value of RX, and |
| | save the result in RZ | |
| Influence on | No influence | |
| | | |

C-Sky Confidential



flag bit:

Restriction:The range of register is r0-r15.Exception:NoneInstructionformat:

| 15 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|----|----|---|---|---|----|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 1 | 0 | RZ | | | RX | | 0 | 1 |

32-bit

| instruction | |
|--------------|---|
| Operation: | $RZ \leftarrow RX$ and (!RY) |
| Grammar: | andn32 rz, rx, ry |
| Description: | Perform a bitwise-AND of RX value and negative value of RY, and |
| | save the result in RZ. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 31 | 30 | | | 26 | 25 | | 21 | 20 | 1 | 615 | 5 | | | | 10 | 09 | | | | 5 | 4 | | 0 |
|----|-----|-----|-----|----|----|----|----|----|---|-----|---|---|---|---|----|----|---|---|---|---|---|----|---|
| 1 | 1 (|) (| 0 0 | 1 | | RY | | RX | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | | RZ | |

C-Sky Confidential



ANDNI – Bitwise AND-NOT immediate

| Grammar | Operation | | Compiling result |
|---------------------|--|---------------|---------------------------------|
| andni rz, rx, | $RZ \leftarrow RX$ | | Only 32-bit instructions |
| mm16 | and !(zero_extend(IM | 1M12)) | exist. |
| | | | andni32 rz, rx, imm12 |
| Description: | Zero-extend the 12-b | it immediate | e operand to 32 bits, perform a |
| | bitwise NOT, perforn | n a bitwise-/ | AND with RX value, and save |
| | the result in RZ. | | |
| Influence on flag | No influence | | |
| bit: | | | |
| Restriction: | The range of immedi | ate operand | is 0x0-0xFFF. |
| Exception: | None | | |
| | | | |
| | | | |
| 32-bit instruction | | | |
| Operation: | $RZ \leftarrow RX \text{ and }!(zero)$ | | /12)) |
| Grammar: | andni32 rz, rx, imm | | |
| Description: | | | e operand to 32 bits, perform a |
| | - | n a bitwise- | AND with RX value, and save |
| | the result in RZ. | | |
| Influence on flag | No influence | | |
| bit: | | | |
| Restriction: | The range of immedi | ate operand | is 0x0-0xFFF. |
| Exception: | None | | |
| Instruction format: | | | |
| | | | |
| 30 2625 | 2120 16 | 15 12 | 11 |
| | RZ RX | 0011 | IMM12 |



ASR – Arithmetic shift right

Unified

instruction

| Grammar | Operation | Compiling result |
|----------------|--------------------------------|-------------------------------------|
| asr rz, rx | $RZ \leftarrow RZ >>> RX[5:0]$ | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (x<16) and (z<16), then |
| | | asr16 rz, rx; |
| | | else |
| | | asr32 rz, rz, rx; |
| asr rz, rx, ry | RZ ← RX >>> RY[5:0] | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (x==z) and (y<16) and (z<16), |
| | | then |
| | | asr16 rz, ry; |
| | | else |
| | | asr32 rz, rx, ry; |

Description: For asr rz, rx, perform an arithmetic right shift on RZ value (the original value shifts right and the copy of original sign bit will shift to the left side), and save the result in RZ; the range of right shift is decided by the value of six low bits of RX (RX[5:0]). If the value of RX[5:0] is greater than 30, RZ value (0 or -1) is decided by the sign bit of the original RZ value;

For asr rz, rx, ry, perform an arithmetic right shift on RX value (the original value shifts right and the copy of original sign bit will shift to the left side), and save the result in RZ; the range of right shift is decided by the value of six low bits of RY (RY[5:0]). If the value of RY[5:0] is greater than 30, RZ value (0 or -1) is decided by the sign bit of RX.

Influence on

flag bit:

Exception:

No influence

None

C-Sky Confidential



| 16-bit | |
|---------------------|--|
| instruction | |
| Operation: | RZ ← RZ >>> RX[5:0] |
| Grammar: | asr16 rz, rx |
| Description: | Perform an arithmetic right shift on RZ value (the original value |
| | shifts right and the copy of original sign bit will shift to the left side), |
| | and save the result in RZ; the range of right shift is decided by the |
| | value of six low bits of RX (RX[5:0]). If the value of RX[5:0] is |
| | greater than 30, RZ value (0 or -1) is decided by the sign bit of the |
| | original RZ value. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r15. |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 1514 | 10 9 | 6 | 5 2 | 1 0 |
|---------|------|----|-----|-----|
| 0 1 1 1 | 0 0 | RZ | RX | 1 0 |

| 32-bit | |
|--------------|--|
| instruction | |
| Operation: | RZ ← RX >>> RY[5:0] |
| Grammar: | asr32 rz, rx, ry |
| Description: | Perform an arithmetic right shift on RX value (the original value |
| | shifts right and the copy of original sign bit will shift to the left side), |
| | and save the result in RZ; the range of right shift is decided by the |
| | value of six low bits of RY (RY[5:0]). If the value of RY[5:0] is |
| | greater than 30, RZ value (0 or -1) is decided by the sign bit of RX. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |

C-Sky Confidential



| 31 | 13 | 80 | | | | | 26 | 25 | | 21 | 20 | | 16 | 615 | | | | | 1(| 29 | | | | 5 | 54 | | 0 |
|----|----|----|---|---|---|---|----|----|----|----|----|----|----|-----|---|---|---|---|----|----|---|---|---|---|----|----|---|
| 1 | | 1 | 0 | 0 | 0 |) | 1 | | RY | | | RX | | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | | RZ | |

C-Sky Confidential



ASRC – Arithmetic shift right immediate to C

Unified

instruction

| | | ŢŢ | | | | | | | | |
|-------------------|---|--|--|--|--|--|--|--|--|--|
| Grammar | Operation | Compiling result | | | | | | | | |
| asrc rz, rx, | $RZ \leftarrow RX >>> OIMM5,$ | Only 32-bit instructions exist. | | | | | | | | |
| oimm5 | $C \leftarrow RX[OIMM5 - 1]$ | asrc32 rz, rx, oimm5 | | | | | | | | |
| Description: | Perform an arithmetic right | Perform an arithmetic right shift on RX value (the original value | | | | | | | | |
| | shifts right and the copy of | original sign bit will shift to the left | | | | | | | | |
| | side), save the end bit shi | fting out in C, and save the shifting | | | | | | | | |
| | result in RZ; the range of rig | ht shift is decided by the value of 5-bit | | | | | | | | |
| | immediate operand with offs | mmediate operand with offset 1 (OIMM5). If the value of OIMM5 | | | | | | | | |
| | is equal to 32, then the cone | dition bit C is the sign bit (the highest | | | | | | | | |
| | bit) of RX and RZ value (0 o | it) of RX and RZ value (0 or -1) is decided by the sign bit of RX. | | | | | | | | |
| Influence on flag | $C \leftarrow RX[OIMM5 - 1]$ | $C \leftarrow RX[OIMM5 - 1]$ | | | | | | | | |
| bit: | | | | | | | | | | |
| Restriction: | The range of immediate operand is 1-32. | | | | | | | | | |
| Exception: | None | | | | | | | | | |
| | | | | | | | | | | |
| 32-bit | | | | | | | | | | |
| instruction | | | | | | | | | | |
| Operation: | $RZ \leftarrow RX >>> OIMM5,$ | $C \leftarrow RX[OIMM5 - 1]$ | | | | | | | | |
| Grammar: | asrc32 rz, rx, oimm5 | asrc32 rz, rx, oimm5 | | | | | | | | |
| Description: | Perform an arithmetic right shift on RX value (the original value | | | | | | | | | |
| | shifts right and the cor | by of original sign bit will shift to the le | | | | | | | | |
| | side), save the end bit | shifting out in C, and save the shiftir | | | | | | | | |
| | result in RZ; the range of | of right shift is decided by the value of 5-b | | | | | | | | |
| | immediate operand with | n offset 1 (OIMM5). If the value of OIMM | | | | | | | | |
| | is equal to 32, then the | condition bit C is the sign bit (the highe | | | | | | | | |
| | bit) of RX and RZ value | (0 or -1) is decided by the sign bit of R | | | | | | | | |
| | Attention: The binary op | perand IMM5 is equal to OIMM5 – 1. | | | | | | | | |
| Influence on f | lag $C \leftarrow RX[OIMM5 - 1]$ | | | | | | | | | |
| bit: | | | | | | | | | | |
| Restriction: | The range of immediate | The range of immediate operand is 1-32. | | | | | | | | |
| Exception: | None | | | | | | | | | |
| | | | | | | | | | | |

C-Sky Confidential



| Instruction | | | | | | | | | | | |
|-------------|--------|------|------|-------------|--------|---|--|--|--|--|--|
| ormat: | | | | | | | | | | | |
| 3130 | 2625 | 2120 | 1615 | 109 | 54 | 0 | | | | | |
| 1 1 0 0 0 | 1 IMM5 | RX | 010 | 0 1 1 0 0 1 | 0 0 RZ | | | | | | |

Attention: Compared with the binary operand IMM5, the shifting value OIMM5 requires offset 1.

00000 - shift by 1 bit

00001 - shift by 2 bits

.

11111 - shift by 32 bits

C-Sky Confidential



ASRI – Arithmetic shift right immediate

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | | |
|-------------------|-----------------------------------|--|--|--|--|--|--|--|--|--|
| asri rz, rx, imm5 | $RZ \leftarrow RX >>> IMM5$ | Compiled into corresponding 16-bit | | | | | | | | |
| | | or 32-bit instructions according to | | | | | | | | |
| | | the range of register. | | | | | | | | |
| | | if (x<8) and (z<8), then | | | | | | | | |
| | | asri16 rz, rx, imm5; | | | | | | | | |
| | | else | | | | | | | | |
| | | asri32 rz, rx, imm5; | | | | | | | | |
| Description: | For asri rz, rx, imm5, perf | form an arithmetic right shift on RX | | | | | | | | |
| | value (the original value shift | fts right and the copy of original sign | | | | | | | | |
| | bit will shift to the left side), | and save the result in RZ; the range | | | | | | | | |
| | of right shift is decided by the | he value of 5-bit immediate operand | | | | | | | | |
| | (IMM5). If the value of IMM5 | is equal to zero, RZ value is equal to | | | | | | | | |
| | RX. | | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Exception: | None | | | | | | | | | |
| | | | | | | | | | | |
| 16-bit | | | | | | | | | | |
| instruction | | | | | | | | | | |
| Operation: | RZ ← RX >>> IMM5 | | | | | | | | | |
| Grammar: | asri16 rz, rx, imm5 | | | | | | | | | |
| Description: | | shift on RX value (the original value | | | | | | | | |
| Description. | | original sign bit will shift to the left | | | | | | | | |
| | | RZ; the range of right shift is decided | | | | | | | | |
| | | liate operand (IMM5). If the value of | | | | | | | | |
| | IMM5 is equal to zero, RZ va | , | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Restriction: | The range of register is r0-r3 | 7; the range of immediate operand is | | | | | | | | |
| | 0-31. | | | | | | | | | |
| Exception: | None | | | | | | | | | |
| | C-Sky Confid | antial | | | | | | | | |

C-Sky Confidential



Instruction

format:

| 1514 | | | | 11 | 10 | 8 | 7 | 5 | 4 | | 0 | | |
|------|---|---|---|----|----|---|---|---|----|--|------|--|--|
| (| 0 | 1 | 0 | 1 | 0 | R | X | | RZ | | IMM5 | | |

| 32-bit | |
|-------------------|---|
| instruction | |
| Operation: | $RZ \leftarrow RX >>> IMM5$ |
| Grammar: | asri32 rz, rx, imm5 |
| Description: | Perform an arithmetic right shift on RX value (the original value |
| | shifts right and the copy of original sign bit will shift to the left |
| | side), and save the result in RZ; the range of right shift is decided |
| | by the value of 5-bit immediate operand (IMM5). If the value of |
| | IMM5 is equal to zero, RZ value is equal to RX. |
| Influence on flag | No influence |
| bit: | |
| Restriction: | The range of immediate operand is 0-31. |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 3130 | 2625 | 2120 | 16 | 615 | 10 |)9 | 54 | | 0 |
|---------|-------|------|----|-----|------|------|----|----|---|
| 1 1 0 0 | 001 I | MM5 | RX | 0 1 | 0010 | 0010 | 0 | RZ | |

C-Sky Confidential



BCLRI – Bit clear immediate

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | |
|--------------------|--|---|--|--|--|--|--|--|--|
| bclri rz, imm5 | $RZ \leftarrow RZ[IMM5]$ clear | Compiled into corresponding 16-bit | | | | | | | |
| | | or 32-bit instructions according to | | | | | | | |
| | | the range of register. | | | | | | | |
| | | if (z<8), then | | | | | | | |
| | | bclri16 rz, imm5; | | | | | | | |
| | | else | | | | | | | |
| | | bclri32 rz, rz, imm5; | | | | | | | |
| bclri rz, rx, imm5 | $RZ \leftarrow RX[IMM5]$ clear | Compiled into corresponding 16-bit | | | | | | | |
| | | or 32-bit instructions according to | | | | | | | |
| | | the range of register. | | | | | | | |
| | | if (x==z) and (z<8), then | | | | | | | |
| | | bclri16 rz, imm5; | | | | | | | |
| | | else | | | | | | | |
| | | bclri32 rz, rx, imm5; | | | | | | | |
| Description: | Clear the bits indicated by the value of IMM5 field in RZ/RX | | | | | | | | |
| | value, keep other bits und | value, keep other bits unchanged, and save the result after | | | | | | | |
| | clearing in RZ. | | | | | | | | |
| Influence on flag | No influence | | | | | | | | |
| bit: | | | | | | | | | |
| Restriction: | The range of immediate ope | rand is 0-31. | | | | | | | |
| | | | | | | | | | |
| 16-bit | | | | | | | | | |
| instruction | | | | | | | | | |
| Operation: | $RZ \leftarrow RZ[IMM5]$ clear | | | | | | | | |
| Grammar: | bclri16 rz, imm5 | | | | | | | | |
| Description: | | the value of IMM5 field in RZ value, | | | | | | | |
| | - | | | | | | | | |
| | keep other bits unchanged, and save the result after clearing in RZ. | | | | | | | | |
| Influence on flag | No influence | | | | | | | | |
| | | | | | | | | | |

C-Sky Confidential



bit:

| Restriction: | The range of register is r0-r7; |
|--------------|--|
| | The range of immediate operand is 0-31 |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 10 | 87540 |
| 0 0 1 1 1 F | RZ 1 0 0 IMM5 |

| 32-bit | |
|-------------------|--|
| instruction | |
| Operation: | $RZ \leftarrow RX[IMM5]$ clear |
| Grammar: | bclri32 rz, rx, imm5 |
| Description: | Clear the bits indicated by the value of IMM5 field in RX value, |
| | keep other bits unchanged, and save the result after clearing in |
| | RZ. |
| Influence on flag | No influence |
| bit: | |
| Restriction: | The range of immediate operand is 0-31. |
| Exception: | None |
| Instruction | |
| format: | |

| 3130 | 26 | 25 2 [°] | 120 | 16 | 615 | | 1 | 09 | 5 | 4 | 0 |
|---------|----|-------------------|-----|----|-----|-----|-----|-----|----|----|---|
| 1 1 0 0 | 01 | IMM5 | | RX | 0 0 | 1 0 | 1 0 | 000 | 01 | RZ | |
| | | | | 7 | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | _ | | | | | | | | | |

C-Sky Confidential



BF – **C=0** branch instruction

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | | | | | |
|--------------|---|-------------------------------|--|--|--|--|--|--|--|--|--|--|--|
| bf label | When C is equal to zero, the program | Compiled into | | | | | | | | | | | |
| | will shift. | corresponding 16-bit or | | | | | | | | | | | |
| | if(C==0) | 32-bit instructions | | | | | | | | | | | |
| | PC←PC + sign_extend(offset << 1); | according to the range of | | | | | | | | | | | |
| | else | jump. | | | | | | | | | | | |
| | $PC \leftarrow next PC;$ | if (offset<1KB), then | | | | | | | | | | | |
| | | bf16 label; | | | | | | | | | | | |
| | | else | | | | | | | | | | | |
| | | bf32 label; | | | | | | | | | | | |
| Description: | If the condition flag bit C is equal to ze | ro, the program will shift to | | | | | | | | | | | |
| | label position before execution; otherwi | se the program will execute | | | | | | | | | | | |
| | the next instruction. | | | | | | | | | | | | |
| | Label is gained by adding the current PC to the value of | | | | | | | | | | | | |
| | sign-extending the relative offset shifting left by 1 bit to 32 bits. The | | | | | | | | | | | | |
| | shifting range of BF instruction is the address space of ±64KB. | | | | | | | | | | | | |
| Influence on | No influence | | | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | | |
| Exception: | None | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| 16-bit | | | | | | | | | | | | | |
| instruction | | | | | | | | | | | | | |
| Operation: | When C is equal to zero, the program w | vill shift. | | | | | | | | | | | |
| | if(C==0) | | | | | | | | | | | | |
| | $PC \leftarrow PC + sign_extend(offset << 1)$ | | | | | | | | | | | | |
| | else | | | | | | | | | | | | |
| | $PC \leftarrow PC + 2$ | | | | | | | | | | | | |
| Grammar: | bf16 label | | | | | | | | | | | | |
| | | | | | | | | | | | | | |

C-Sky Confidential



| Description: | If the condition flag bit C is equal to zero, the program will shift to |
|--------------|---|
| | label position before execution; otherwise the program will execute |
| | the next instruction, i.e. PC \leftarrow PC + 2. |
| | Label is gained by adding the current PC to the value of |
| | sign-extending the 10-bit relative offset shifting left by 1 bit to 32 |
| | bits. The shifting range of BF16 instruction is the address space of |
| | ±1KB. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |
| 1 | |
| ່ 14 10 5 | 9 0 |
| | |
| 000011 | Offset |
| | |
| | |
| 32-bit | |
| instruction | |
| Operation: | When C is equal to zero, the program will shift. |
| | if(C == 0) |
| | $PC \leftarrow PC + sign_extend(offset << 1)$ |
| | else |
| _ | $PC \leftarrow PC + 4$ |
| Grammar: | bf32 label |
| Description: | If the condition flag bit C is equal to zero, the program will shift to |
| | label position before execution; otherwise the program will execute |
| | the next instruction, i.e. $PC \leftarrow PC + 4$. |
| | Label is gained by adding the current PC to the value of |
| | sign-extending the 16-bit relative offset shifting left by 1 bit to 32 |
| | bits. The shifting range of BF16 instruction is the address space of |
| | ±64KB. |
| Influence on | No influence |
| flag bit: | |

Exception: None

C-Sky Confidential



Instruction

format:

| 31 30 | 2625 | 2120 | 1615 | 0 |
|---------|-----------|-------------|--------------|---|
| 1 1 1 (| 0 1 0 0 0 | 0 1 0 0 0 0 | 0 0 0 Offset | |

C-Sky Confidential



BGENI – Bit generation immediate#

Unified instruction Grammar Operation **Compiling result** $RZ \leftarrow (2)^{IMM5}$ bgeni rz, Only 32-bit imm5 instructions exist. bgeni32 rz, imm5 **Description:** Set the bit of RZ decided by the 5-bit immediate operand (RZ[IMM5]) and clear other bits of RZ. Attention: If IMM5 is smaller than 16, this instruction is the pseudo instruction of movi rz, (2)^{IMM5}; if IMM5 is greater than 16, this instruction is the pseudo instruction of movih rz, (2)^{IMM5}. Influence on No influence flag bit: **Restriction:** The range of immediate operand is 0-31. Exception: None 32-bit instruction $RZ \leftarrow (2)^{IMM5};$ **Operation:** bgeni32 rz, imm5 Grammar: Description: Set the bit of RZ decided by the 5-bit immediate operand (RZ[IMM5]) and clear other bits of RZ. Attention: If IMM5 is smaller than 16, this instruction is the pseudo instruction of movi32 rz, (2)^{IMM5}; if IMM5 is greater than 16, this instruction is the pseudo instruction of movih32 rz, (2)^{IMM5}. No influence Influence on flag bit: **Restriction:** The range of immediate operand is 0-31. **Exception:** None Instruction format:

C-Sky Confidential



If IMM5 is smaller than 16:

| 31 | 3 | 0 | | | | 26 | 25 | | | | 21 | 20 | 16 | 15 | 0 | |
|----|---|---|---|---|---|----|----|---|---|---|----|----|----|----|---------------------|--|
| 1 | | 1 | 1 | 0 | 1 | 0 | 1 | 0 | (|) | 0 | 0 | RZ | | (2) ^{IMM5} | |

If IMM5 is greater than 16:

| 3 | 3130 2625 | | | | | 21 | 20 | 16 | 1615 | | | | | | | | |
|---|-----------|---|---|---|---|----|----|----|------|---|---|---|----|--|--|---------------------|--|
| 1 | | 1 | 1 | 0 | 1 | 0 | 1 | C |) | 0 | 0 | 1 | RZ | | | (2) ^{IMM5} | |

C-Sky Confidential



BKPT – **Breakpoint instruction**

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | | | | |
|---------------|---|----------------------|--|--|--|--|--|--|--|--|--|--|
| bkpt | Trigger a breakpoint exception or | Always compiled into | | | | | | | | | | |
| | enter debugging mode | 16-bit instructions. | | | | | | | | | | |
| | | bkpt16 | | | | | | | | | | |
| Description: | Breakpoint instruction | | | | | | | | | | | |
| Influence on | No influence | | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | |
| Exception: | Breakpoint exception | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| 16-bit | | | | | | | | | | | | |
| instruction | | | | | | | | | | | | |
| Operation: | Trigger a breakpoint exception or enter | debugging mode | | | | | | | | | | |
| Grammar: | bkpt16 | | | | | | | | | | | |
| Description: | Breakpoint instruction | | | | | | | | | | | |
| Influence on | No influence | | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | |
| Exception: | Breakpoint exception | | | | | | | | | | | |
| Instruction | | | | | | | | | | | | |
| format: | | | | | | | | | | | | |
| 1514 10 9 | 0 | | | | | | | | | | | |
| | | | | | | | | | | | | |
| 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |

C-Sky Confidential

Unified



BMASKI – Bit mask generation immediate

| Unined | | |
|---------------------|--|--------------------------|
| instruction | | |
| Grammar | Operation | Compiling result |
| bmaski rz, | RZ ← (2) ^{OIMM5} - 1 | Only 32-bit instruction |
| oimm5 | | exist. |
| | | bmaski32 rz, oimm5 |
| Description: | Generate the immediate operand whos | e consecutive low bit is |
| | and high bit is 0, and save this immedia | ate operand in RZ. Assig |
| | the bit of consecutive low bit set as 1 fe | or the immediate operand |
| | OIMM5 (RX[OIMM5-1:0]), and clear oth | er bits. When OIMM5 is |
| | or 32, all bits of RX are set as 1. | |
| | Attention: When OIMM5 is 1-16, i | movi instruction will be |
| | executed. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0 a | nd 17-32. |
| Exception: | None | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow (2)^{OIMM5} - 1$ | |
| Grammar: | bmaski32 rz, oimm5 | |
| Description: | Generate the immediate operand whos | |
| | and high bit is 0, and save this immedia | |
| | the bit of consecutive low bit set as 1 fe | |
| | OIMM5 (RX[OIMM5-1:0]), and clear oth | er bits. When OIMM5 is (|
| | or 32, all bits of RX are set as 1. | |
| | Attention: When OIMM5 is 1-16, i | movi instruction will be |
| | executed; the binary operand IMM5 is e | equal to OIMM5 – 1. |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0 a | nd 17-32. |
| | | |

C-Sky Confidential



Exception: None Instruction format:

| 3130 | 262 | 25 2 [.] | 120 | 16 | 615 | 10 | 09 | 54 | 0 |
|-------|-----|-------------------|-----|-----|-------|-------|------|------|---|
| 1 1 0 | 001 | IMM5 | 000 | 000 | 0 1 0 | 1 0 0 | 0000 | 1 RZ | |

IMM5 field – Assign the highest bit of consecutive low bit set as 1.

Attention: Compared with the binary operand IMM5, the immediate operand OIMM5 requires offset 1.

10000 - set 0-16 bits

10001 - set 0-17 bits

.

11111 - set 0-31 bits

C-Sky Confidential



BR – Unconditional jump

Unified

instruction

| h.a | Operation | Compiling result |
|---|--|---|
| br label | $PC \leftarrow PC + sign_extend(offset <<$ | Compiled into corresponding |
| | 1) | 16-bit or 32-bit instructions |
| | | according to the range of |
| | | jump. |
| | | if(offset<1KB), then |
| | | br16 label; |
| | | else |
| | | br32 label; |
| Description: | The program unconditionally jumps | to label for execution. |
| | Label is gained by adding the | current PC to the value of |
| | sign-extending the relative offset sh | ifting left by 1 bit to 32 bits. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $PC \leftarrow PC + sign_extend(offset << 1)$ |) |
| | br16 label | |
| | | |
| | The program unconditionally jumps | |
| | Label is gained by adding the | current PC to the value of |
| | Label is gained by adding the sign-extending the 10-bit relative o | current PC to the value of ffset shifting left by 1 bit to 32 |
| | Label is gained by adding the sign-extending the 10-bit relative o bits. The jump range of BR16 instr | current PC to the value of ffset shifting left by 1 bit to 32 |
| Grammar: Description: | Label is gained by adding the sign-extending the 10-bit relative o bits. The jump range of BR16 instruct1KB. | current PC to the value of ffset shifting left by 1 bit to 32 |
| Description: Influence on | Label is gained by adding the sign-extending the 10-bit relative o bits. The jump range of BR16 instr | current PC to the value of ffset shifting left by 1 bit to 32 |
| Description: Influence on flag bit: | Label is gained by adding the sign-extending the 10-bit relative o bits. The jump range of BR16 instr ±1KB. No influence | current PC to the value of ffset shifting left by 1 bit to 32 |
| Description: Influence on | Label is gained by adding the sign-extending the 10-bit relative o bits. The jump range of BR16 instruct1KB. | current PC to the value of ffset shifting left by 1 bit to 32 |

C-Sky Confidential



format:

| 15 | 14 | | | | 10 | 9 | 0 |
|----|----|---|---|---|----|--------|---|
| 0 | 0 | 0 | 0 | 0 | 1 | Offset | |

| 32-bit | |
|--------------|--|
| instruction | |
| Operation: | $PC \leftarrow PC + sign_extend(offset << 1)$ |
| Grammar: | br32 label |
| Description: | The program unconditionally jumps to label for execution. |
| | Label is gained by adding the current PC to the value of |
| | sign-extending the 16-bit relative offset shifting left by 1 bit to 32 |
| | bits. The jump range of BR instruction is the address space of |
| | ±64KB. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |

| 31 | 30 |) | | | 26 | 25 | | | | 21 | 20 | | | | 16 | 15 | | | | | | | 0 |
|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|--|--|---|--------|--|--|---|
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | (| Offset | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |

C-Sky Confidential



BSETI – Bit set immediate

Unified

instruction

| Grammar | Operation | Compiling result |
|---------------------|----------------------------------|---|
| bseti rz, imm5 | $RZ \leftarrow RZ[IMM5]$ set | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of register. |
| | | if (z<8), then |
| | | bseti16 rz, imm5; |
| | | else |
| | | bseti32 rz, rz, imm5; |
| bseti rz, rx, | $RZ \leftarrow RX[IMM5]$ set | Compiled into corresponding |
| imm5 | | 16-bit or 32-bit instructions |
| | | according to the range of register. |
| | | if((x==z) and (z<8), then |
| | | bseti16 rz, imm5; |
| | | else |
| | | bseti32 rz, rx, imm5; |
| Description: | Set the bit indicated by the | value of IMM5 field as 1 in RZ/RX |
| | value, keep other bits unchan | ged, and save the result in RZ. |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operation | and is 0-31. |
| Exception: | None | |
| | | |
| | | |
| 16-bit instruction | | |
| Operation: | RZ ← RZ[I | - |
| Grammar: | bseti16 r. | |
| Description: | | indicated by the value of IMM5 field as 1 in RZ value, |
| | | bits unchanged, and save the result in RZ. |
| Influence on flag b | | |
| Restriction: | • | of register is r0-r7; the range of immediate operand is |
| Execution | 0-31. None | |
| Exception: | | |
| | C-Sky Confide | ential |



Instruction format:

| 151 | 4 | | | 10 8 | 37 | | 5 | 4 | | 0 |
|-----|-----|---|---|------|----|---|---|---|------|---|
| 0 0 | D 1 | 1 | 1 | RZ | 1 | 0 | 1 | | IMM5 | |

| 32-bit | |
|---------------------|--|
| instruction | |
| Operation: | $RZ \leftarrow RX[IMM5]$ set |
| Grammar: | bseti32 rz, rx, imm5 |
| Description: | Set the bit indicated by the value of IMM5 field as 1 in RX value, |
| | keep other bits unchanged, and save the result in RZ. |
| Influence on flag | No influence |
| bit: | |
| Restriction: | The range of immediate operand is 0-31. |
| Exception: | None |
| Instruction | |
| format: | |

| 3 | 130 | 26 | 25 21 | 20 10 | 615 | 10 |)9 | 5 | 4 | 0 |
|---|---------|-----|-------|-------|-----|-------|-----|-----|----|---|
| | 1 1 0 (| 001 | IMM5 | RX | 001 | 0 1 0 | 000 | 1 0 | RZ | |

C-Sky Confidential



BSR – Jump to subprogram

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | | | | |
|--------------|---|----------------------------------|--|--|--|--|--|--|--|--|--|--|
| bsr label | Link and jump to the subprogram: | Only 32-bit instructions | | | | | | | | | | |
| | R15 ← next PC | exist. | | | | | | | | | | |
| | $PC \leftarrow PC + sign_extend(offset << 1)$ | bsr32 label; | | | | | | | | | | |
| Description: | The subprogram jumps, the return a | ddress of subprogram (PC of | | | | | | | | | | |
| | the next instruction) is saved in link re | egister R15, and the program | | | | | | | | | | |
| | will shift to label position before execu | ition. | | | | | | | | | | |
| | Label is gained by adding the c | urrent PC to the value of | | | | | | | | | | |
| | sign-extending the relative offset shift | ing left by 1 bit to 32 bits. | | | | | | | | | | |
| Influence on | No influence | No influence | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | |
| Exception: | None | | | | | | | | | | | |
| 32-bit | | | | | | | | | | | | |
| instruction | | | | | | | | | | | | |
| Operation: | Link and jump to the subprogram: | | | | | | | | | | | |
| | R15 ← PC+4 | | | | | | | | | | | |
| | $PC \leftarrow PC + sign_extend(offset << 1)$ | | | | | | | | | | | |
| Grammar: | bsr32 label | | | | | | | | | | | |
| Description: | The subprogram jumps, the return a | ddress of subprogram (PC of | | | | | | | | | | |
| | the next instruction, i.e. PC+4 at pre | sent) is saved in link register | | | | | | | | | | |
| | R15, and the program will shift to labe | el position before execution. | | | | | | | | | | |
| | Label is gained by adding the c | urrent PC to the value of | | | | | | | | | | |
| | sign-extending the 26-bit relative offs | set shifting left by 1 bit to 32 | | | | | | | | | | |
| | bits. The jump range of BSR instruct | tion is the address space of | | | | | | | | | | |
| | ±64KB. | | | | | | | | | | | |
| Influence on | No influence | | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | |
| Exception: | None | | | | | | | | | | | |
| Instruction | | | | | | | | | | | | |
| format: | | | | | | | | | | | | |
| | | | | | | | | | | | | |

C-Sky Confidential



3130 2625

| 1 | 1 1 0 0 0 | Offset |
|---|-----------|--------|
|---|-----------|--------|

C-Sky Confidential



BT – **C**=1 branch instruction

Unified instruction

| Grammar | Operation | Compiling result |
|--------------|--|-----------------------------------|
| bt label | if(C == 1) | Compiled into |
| | $PC \leftarrow PC + sign_extend(offset <<$ | corresponding 16-bit or |
| | 1); | 32-bit instructions according |
| | else | to the range of jump. |
| | $PC \leftarrow next PC;$ | if (offset<1KB), then |
| | | bt16 label; |
| | | else |
| | | bt32 label; |
| Description: | If the condition flag bit C is equal to 1, | , the program will shift to label |
| | position before execution; otherwise | the program will execute the |
| | next instruction. | |
| | Label is gained by adding the c | urrent PC to the value of |
| | sign-extending the relative offset shift | ing left by 1 bit to 32 bits. The |
| | shifting range of BT instruction is the | address space of ±64KB. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| 16-bit | | |
| instruction | | |
| Operation: | When C is equal to 1, the program wi | ll shift |
| | if(C == 1) | |
| | $PC \leftarrow PC + sign_extend(offset <<$ | 1) |
| | else | |
| | $PC \leftarrow PC + 2$ | |
| Grammar: | bt16 label | |
| Description: | If the condition flag bit C is equal to 1, position before execution; otherwise next instruction, i.e. $PC \leftarrow PC + 2$. Label is gained by adding the c | the program will execute the |
| | C-Sky Confidentia | al |



sign-extending the 10-bit relative offset shifting left by 1 bit to 32 bits. The shifting range of BT16 instruction is the address space of \pm 1KB.

| Influence on | No influence |
|--------------|--------------|
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 15 | 14 | | | | 10 | 0 | |
|----|----|---|---|---|----|---|--------|
| 0 | 0 | 0 | 0 | 1 | 0 | | Offset |

| 32-bit | |
|--------------|---|
| instruction | |
| Operation: | When C is equal to 1, the program will shift |
| | if(C == 1) |
| | $PC \leftarrow PC + sign_extend(offset << 1)$ |
| | else |
| | $PC \leftarrow PC + 4$ |
| Grammar: | bt32 label |
| Description: | If the condition flag <mark>bit C</mark> is equal to 1, the program will shift to label |
| | position before execution; otherwise the program will execute the |
| | next instruction, i.e. $PC \leftarrow PC + 4$. |
| | Label is gained by adding the current PC to the value of |
| | sign-extending the 16-bit relative offset shifting left by 1 bit to 32 |
| | bits. The shifting range of BT instruction is the address space of |
| | ±64KB. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

C-Sky Confidential



| 31 | 3 | 80 | | | | 26 | 25 | | | | 21 | 20 | | | | 16 | 5 | 0 |
|----|---|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|--------|---|
| 1 | | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Offset | |

C-Sky Confidential



BTSTI – Bit test immediate

Unified instruction

| Grammar | Operation | Compiling result |
|-------------------|--|----------------------------|
| btsti rx, imm5 | $C \leftarrow RX[IMM5]$ | Compiled into |
| | | corresponding 16-bit or |
| | | 32-bit instructions |
| | | according to the range of |
| | | register. |
| | | if (x<8), then |
| | | btsti16 rx, imm5; |
| | | else |
| | | btsti32 rx, imm5; |
| Description: | Test the bit of RX decided by $IMM5$ | (RX[IMM5]), and make the |
| | value of condition bit C equal to value of | of this bit. |
| Influence on | $C \leftarrow RX[IMM5]$ | |
| flag bit: | | |
| Restriction: | The range of immediate operand is 0-3 | 1. |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $C \leftarrow RX[IMM5]$ | |
| Grammar: | btsti16 rx, imm5 | |
| Description: | Test the bit of RX decided by IMM5 | (RX[IMM5]) and make the |
| Description. | value of condition bit C equal to value | |
| Influence on flag | | |
| bit: | i no mildence | |
| Restriction: | The range of register is r0-r7; the ran | ne of immediate operand is |
| Restriction. | 0-31. | |
| Exception: | None | |
| Instruction | None | |
| format: | | |
| ionnat. | | |
| | | |

C-Sky Confidential



| 15 | 14 | | | | 10 | 8 | 7 | | 5 | 4 | | 0 |
|----|----|---|---|---|----|---|---|---|---|---|------|---|
| 0 | 0 | 1 | 1 | 1 | RX | | 1 | 1 | 0 | | IMM5 | |

| 32-bit | |
|---------------------|---|
| instruction | |
| Operation: | $C \leftarrow RX[IMM5]$ |
| Grammar: | btsti32 rx, imm5 |
| Description: | Test the bit of RX decided by IMM5 (RX[IMM5]), and make the |
| | value of condition bit C equal to value of this bit. |
| Influence on | $C \leftarrow RX[IMM5]$ |
| flag bit: | |
| Restriction: | The range of immediate operand is 0-31. |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 31 | 30 | | | | 26 | 25 | | 21 | 20 | | 16 | 15 | | | | | 10 |)9 | | | | 5 | i 4 | | | | | 0 | |
|----|----|---|---|---|----|----|------|----|----|----|----|----|---|---|---|---|----|----|---|---|---|---|-----|---|---|---|---|---|--|
| 1 | 1 | 0 | 0 | 0 | 1 | | IMM5 | | | RX | | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | (| 0 | 0 | 0 | 0 | |

C-Sky Confidential



CMPHS – Compare unsigned when greater or equal

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | |
|--------------|---|---------------------------------------|--|--|--|--|--|--|
| cmphs rx, ry | Make an unsigned comparison | cmphs16 rx, ry; | | | | | | |
| | between RX and RY. | | | | | | | |
| | If RX >= RY, then | | | | | | | |
| | C ← 1; | | | | | | | |
| | else | | | | | | | |
| | C ← 0; | | | | | | | |
| Description: | Subtract RY value from RX val | ue, compare the result with 0, and | | | | | | |
| | update C bit. Make an unsigned | d comparison via cmphs; in another | | | | | | |
| | word, operand is considered as unsigned number. If RX is greater | | | | | | | |
| | than or equal to RY, it means th | hat the subtraction result is greater | | | | | | |
| | than or equal to zero. Set the c | condition bit C; otherwise, clear the | | | | | | |
| | condition bit C. | | | | | | | |
| Influence on | Set the condition bit C according to the comparison result | | | | | | | |
| flag bit: | | | | | | | | |
| Exception: | None | | | | | | | |
| | | | | | | | | |
| 16-bit | | | | | | | | |
| | | | | | | | | |
| instruction | Make an unsigned comparison between DV and DV | | | | | | | |
| Operation: | Make an unsigned comparison between RX and RY. If RX \ge RY, then | | | | | | | |
| | | | | | | | | |
| | $C \leftarrow 1;$ | | | | | | | |
| | else $C \leftarrow 0;$ | | | | | | | |
| Crommer | | | | | | | | |
| Grammar: | cmphs16 rx, ry | up compare the result with 0 and | | | | | | |
| Description: | Subtract RY value from RX value, compare the result with 0, and | | | | | | | |
| | update C bit. Make an unsigned comparison via cmphs16; in | | | | | | | |
| | another word, operand is considered as unsigned number. If RX is | | | | | | | |
| | greater than or equal to RY, it means that the subtraction result is greater than or equal to zero. Set the condition bit C; otherwise, | | | | | | | |
| | greater than or equal to zero. | Set the condition bit C; otherwise, | | | | | | |
| | C-Sky Confide | ntial | | | | | | |

C-Sky Confidential



| | | | clear the condition bit C. | | | | | | | | | |
|-----|------------|----|--|-----|-----|--|--|--|--|--|--|--|
| Inf | luence on | | Set the condition bit C according to the comparison result | | | | | | | | | |
| fla | g bit: | | | | | | | | | | | |
| Re | striction: | | The range of register is r0-r15. | | | | | | | | | |
| Ex | ception: | | None | | | | | | | | | |
| Ins | struction | | | | | | | | | | | |
| for | format: | | | | | | | | | | | |
| 15 | 14 | 10 | 9 6 | 5 2 | 1 0 | | | | | | | |
| 0 | 1 1 0 0 | 1 | RY | RX | 0 0 | | | | | | | |

C-Sky Confidential



CMPHSI – Compare immediate unsigned when greater or equal

| Unified instruction | | | | | | | | | | |
|---------------------|---|--------------------------------|--|--|--|--|--|--|--|--|
| Grammar | Operation | Compiling result | | | | | | | | |
| cmphsi rx, oimm16 | Make an unsigned comparison | Compiled into corresponding | | | | | | | | |
| | between RX and immediate | 16-bit or 32-bit instructions | | | | | | | | |
| | operand. | according to the range of | | | | | | | | |
| | If rx>= zero_extend(OIMM16), | immediate operand and | | | | | | | | |
| | C ← 1; | register. | | | | | | | | |
| | else | if (oimm16<33) and | | | | | | | | |
| | C ← 0; | (x<8),then | | | | | | | | |
| | | cmphsi16 rx, oimm5; | | | | | | | | |
| | | else | | | | | | | | |
| | | cmphsi32 rx, oimm16; | | | | | | | | |
| Description: Ze | ero-extend the 16-bit immediate c | operand with offset 1 (OIMM16) | | | | | | | | |
| to | to 32 bits, subtract this 32-bit value from RX value, compare the | | | | | | | | | |
| re | result with 0, and update C bit. Make an unsigned comparison via | | | | | | | | | |
| cr | mphsi; in another word, operand is considered as unsigned | | | | | | | | | |
| ทเ | number. If RX is greater than or equal to OIMM16 after | | | | | | | | | |
| Ze | ero-extension, it means that the subtraction result is greater than | | | | | | | | | |
| or | r equal to zero. Set the condition bit C; otherwise, clear the | | | | | | | | | |
| cc | ondition bit C. | | | | | | | | | |
| Influence on Se | et the condition bit C according to the comparison result | | | | | | | | | |
| flag bit: | | | | | | | | | | |
| Restriction: Th | The range of immediate operand is 0x1-0x10000. | | | | | | | | | |
| Exception: No | one | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| 16-bit | | | | | | | | | | |
| instruction | | | | | | | | | | |
| Operation: M | Make an unsigned comparison between RX and immediate | | | | | | | | | |
| | operand. | | | | | | | | | |
| lf | f RX >= zero_extend(OIMM5), then | | | | | | | | | |
| | C ← 1; | | | | | | | | | |
| el | se | | | | | | | | | |

Unified instruction

C-Sky Confidential

C ← 0;



| Grammar: | cmphsi16 rx, oimm5 |
|---------------------|---|
| Description: | Zero-extend the 5-bit immediate operand with offset 1 (OIMM5) to |
| | 32 bits, subtract this 32-bit value from RX value, compare the result |
| | with 0, and update C bit. Make an unsigned comparison via |
| | cmphsi16; in another word, operand is considered as unsigned |
| | number. If RX is greater than or equal to OIMM5 after |
| | zero-extension, it means that the subtraction result is greater than |
| | or equal to zero. Set the condition bit C; otherwise, clear the |
| | condition bit C. |
| | Attention: The binary operand IMM5 is equal to OIMM5 – 1. |
| Influence on | Set the condition bit C according to the comparison result |
| flag bit: | |
| Restriction: | The range of register is r0-r7; the range of immediate operand is |
| | 1-32. |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 10 | 8754 0 |
| 0 0 1 1 1 1 | RX 0 0 0 IMM5 |

IMM5 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM5, the immediate operand OIMM5 participating in comparison requires offset 1.

- 00000 make a comparison with 1
- 00001 make a comparison with 2

.

11111 – make a comparison with 32

32-bit

instruction Operation:

Make an unsigned comparison between RX and immediate

operand.

If RX >= zero_extend(OIMM16), then

else

C-Sky Confidential

 $C \land 0$



| | $C \leftarrow 0;$ |
|---------------------|--|
| Grammar: | cmphsi32 rx, oimm16 |
| Description: | Zero-extend the 16-bit immediate operand with offset 1 (OIMM16) |
| | to 32 bits, subtract this 32-bit value from RX value, compare the |
| | result with 0, and update C bit. Make an unsigned comparison via |
| | cmphsi32; in another word, operand is considered as unsigned |
| | number. If RX is greater than or equal to OIMM16 after |
| | zero-extension, it means that the subtraction result is greater than |
| | or equal to zero. Set the condition bit C; otherwise, clear the |
| | condition bit C. |
| | Attention: The binary operand IMM16 is equal to OIMM16 – 1. |
| Influence on | Set the condition bit C according to the comparison result |
| flag bit: | |
| Restriction: | The range of immediate operand is 0x1-0x10000. |
| Exception: | None |
| Instruction | |
| format: | |
| 3130 262 | 25 2120 1615 0 |
| 1 1 1 0 1 0 | 1 1 0 0 0 RX IMM16 |
| | |

IMM16 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM16, the immediate operand OIMM16 participating in comparison requires offset 1.

00000000000000000 - make a comparison with 0x1

.

000000000000001 - make a comparison with 0x2

111111111111111 - make a comparison with 0x10000

C-Sky Confidential



CMPLT – Compare signed when smaller

Unified

instruction

| cmplt rx, ry | Make a signed comparison | cmplt16 rx, ry; | | | |
|--------------|---|---------------------------------------|--|--|--|
| | | cmplt16 rx, ry; | | | |
| | between RX and RY. | | | | |
| | If RX < RY, then | | | | |
| | C ← 1; | | | | |
| | else | | | | |
| | C ← 0; | | | | |
| Description: | Subtract RY value from RX v | alue, compare the result with 0, and | | | |
| | update C bit. Make a signed c | omparison via cmplt; in another word, | | | |
| | operand is considered as signed number of complement form. If | | | | |
| | RX is smaller than RY, it means that the subtraction result is | | | | |
| | smaller than zero. Set the condition bit C; otherwise, clear the | | | | |
| | condition bit C. | | | | |
| Influence on | Set the condition bit C accordi | ng to the comparison result | | | |
| flag bit: | | | | | |
| Exception: | None | | | | |
| | | | | | |
| | | | | | |
| 16-bit | | | | | |
| instruction | | | | | |
| Operation: | Make a signed comparison between RX and RY. | | | | |
| | If RX < RY, then | | | | |
| | C ← 1; | | | | |
| | else | | | | |
| | C ← 0; | | | | |
| Grammar: | cmplt16 rx, ry | | | | |
| Description: | Subtract RY value from RX value, compare the result with 0, and | | | | |
| | update C bit. Make a signed comparison via cmplt16; in another | | | | |
| | word, operand is considered as signed number of complement | | | | |
| | form. If RX is smaller than RY, it means that the subtraction result is | | | | |
| | smaller than zero. Set the c | condition bit C; otherwise, clear the | | | |

C-Sky Confidential



| | condition bit C. | | |
|--------------|--|--|--|
| Influence on | Set the condition bit C according to the comparison result | | |
| flag bit: | | | |
| Restriction: | The range of register is r0-r15. | | |
| Exception: | None | | |
| Instruction | | | |
| format: | | | |
| 1514 1 | 09 65 210 | | |
| 0 1 1 0 0 1 | RY RX 01 | | |

C-Sky Confidential



CMPLTI – Compare immediate signed when smaller

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|-------------------------------------|------------------------------------|
| cmplti rx, | Make a signed comparison | Compiled into corresponding |
| oimm16 | between RX and immediate | 16-bit or 32-bit instructions |
| | operand. | according to the range of |
| | If RX < zero_extend(OIMM16), | immediate operand and |
| | C ← 1; | register. |
| | else | if (x<8) and (oimm16<33), then |
| | C ← 0; | cmplti16 rx, oimm5; |
| | | else |
| | | cmplti32 rx, oimm16; |
| Description: | Zero-extend the 16-bit immediate | operand with offset 1 (OIMM16) |
| | to 32 bits, subtract this 32-bit va | lue from RX value, compare the |
| | result with 0, and update C bit. | Make a signed comparison via |
| | cmplti; in another word, RX value | is considered as signed number |
| | of complement form. If RX i | s smaller than OIMM16 after |
| | zero-extension, it means that the | subtraction result is smaller than |
| | zero. Set the condition bit C; othe | rwise, clear the condition bit C. |
| Influence on | Set the condition bit C according t | to the comparison result |
| flag bit: | | |
| Restriction: | The range of immediate operand | is 0x1-0x10000. |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | Make a signed comparison betwe | en RX and immediate operand |
| operation. | If RX < zero_extend(OIMM5), the | • |
| | $C \leftarrow 1;$ | |
| | else | |
| | C ← 0; | |
| Grammar: | cmplti16 rx, oimm5 | |
| Description: | 1 7 | operand with offset 1 (OIMM5) to |
| | C-Sky Confider | |
| | | |



| | 32 bits, subtract this 32-bit value from RX value, compare the result |
|---------------------|---|
| | with 0, and update C bit. Make a signed comparison via cmplti16; |
| | in another word, RX value is considered as signed number of |
| | complement form. If RX is smaller than OIMM5 after |
| | zero-extension, it means that the subtraction result is smaller than |
| | zero. Set the condition bit C; otherwise, clear the condition bit C. |
| | Attention: The binary operand IMM5 is equal to OIMM5 – 1. |
| Influence on | Set the condition bit C according to the comparison result |
| flag bit: | |
| Restriction: | The range of register is r0-r7; the range of immediate operand is |
| | 1-32. |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 10 | 8754 0 |
| 00111 | RX 0 0 1 IMM5 |
| | |

IMM5 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM5, the immediate operand OIMM5 participating in comparison requires offset 1.

00000 - make a comparison with 1

00001 - make a comparison with 2

.

11111 - make a comparison with 32

32-bit

instructionMake a signed comparison between RX and immediate operand.Operation:Make a signed comparison between RX and immediate operand.If RX < zero_extend(OIMM16), then</td> $C \leftarrow 1$;else $C \leftarrow 0$;Grammar:c $\leftarrow 0$;Description:Zero-extend the 16-bit immediate operand with offset 1 (OIMM16)to 32 bits, subtract this 32-bit value from RX value, compare the

C-Sky Confidential



| | result with 0, and update C bit. Make a signed comparison via | | | | | |
|---------------|--|--|--|--|--|--|
| | cmplti32; in another word, RX value is considered as signed | | | | | |
| | number of complement form. If RX is smaller than OIMM16 after | | | | | |
| | zero-extension, it means that the subtraction result is smaller than | | | | | |
| | zero. Set the condition bit C; otherwise, clear the condition bit C. | | | | | |
| | Attention: The binary operand IMM16 is equal to OIMM16 – 1. | | | | | |
| Influence on | Set the condition bit C according to the comparison result | | | | | |
| flag bit: | | | | | | |
| Restriction: | The range of immediate operand is 0x1-0x10000. | | | | | |
| Exception: | None | | | | | |
| Instruction | | | | | | |
| format: | | | | | | |
| 3130 262 | 25 21 20 1615 0 | | | | | |
| 1 1 1 0 1 0 | 1 1 0 0 1 RX IMM16 | | | | | |
| IMM16 field – | Assign the value of immediate operand without offset. | | | | | |

Attention: Compared with the binary operand IMM16, the immediate operand OIMM16 participating in comparison requires offset 1.

000000000000001 - make a comparison with 0x2

.

111111111111111 - make a comparison with 0x10000

C-Sky Confidential



CMPNE – Compare unequal

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|---------------------------------|--|
| cmpne rx, ry | Make a comparison | cmpne16 rx, ry; |
| | between RX and RY. | |
| | If RX != RY, then | |
| | C ← 1; | |
| | else | |
| | C ← 0; | |
| Description: | Subtract RY value from RX v | value, compare the result with 0, and |
| | update C bit. If RX is not equa | al to RY, it means that the subtraction |
| | result is not equal to zero. Se | t the condition bit C; otherwise, clear |
| | the condition bit C. | |
| Influence on | Set the condition bit C accord | ing to the comparison result |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 16-bit | | |
| instruction | Mala | |
| Operation: | Make a comparison between | RX and RY. |
| | If RX != RY, then | |
| | $C \leftarrow 1;$ | |
| | else | |
| Crommon | $C \leftarrow 0;$ | |
| Grammar: | cmpne16 rx, ry | value compare the result with 0 and |
| Description: | | value, compare the result with 0, and |
| | | al to RY, it means that the subtraction |
| | | et the condition bit C; otherwise, clear |
| Influence en | the condition bit C. | ing to the comparison result |
| Influence on | Set the condition bit C accord | |
| flag bit: | The rende of register is to the | |
| Restriction: | The range of register is r0-r15 |). |
| | | |

C-Sky Confidential



Exception: None Instruction format:

| 151 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|-----|----|---|---|---|----|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 0 | 1 | RY | | | RX | | 1 | 0 |

C-Sky Confidential



CMPNEI – Compare unequal immediate

Unified

instruction

| Grammar | Operation | Compiling result | | | | |
|--------------|---|-------------------------------------|--|--|--|--|
| cmpnei rx, | Make a comparison between | Compiled into corresponding | | | | |
| imm16 | RX and immediate operand. | 16-bit or 32-bit instructions | | | | |
| | If RX != zero_extend(imm16), | according to the range of | | | | |
| | C ← 1; | immediate operand and | | | | |
| | else | register. | | | | |
| | C ← 0; | if (x<7) and (imm16<33), then | | | | |
| | | cmpnei16 rx, imm5; | | | | |
| | | else | | | | |
| | | cmpnei32 rx, imm16; | | | | |
| Description: | Subtract the value of 16-bi | t immediate operand that is | | | | |
| | zero-extended to 32 bits from RX | Value, compare the result with 0, | | | | |
| | and update C bit. If RX is not equ | ual to IMM16 after zero-extension, | | | | |
| | it means that the subtraction res | sult is not equal to zero. Set the | | | | |
| | condition bit C; otherwise, clear th | ne condition bit C. | | | | |
| Influence on | Set the condition bit C according | to the comparison result | | | | |
| flag bit: | | | | | | |
| Restriction: | The range of immediate operand is 0x0-0xFFFF. | | | | | |
| Exception: | None | | | | | |
| | | | | | | |
| | | | | | | |
| 16-bit | | | | | | |
| instruction | | | | | | |
| Operation: | Make a comparison between RX | · | | | | |
| | If RX != zero_extend(IMM5), ther | 1 | | | | |
| | C ← 1; | | | | | |
| | else | | | | | |
| | C ← 0; | | | | | |
| Grammar: | cmpnei16 rx, imm5 | | | | | |
| Description: | Subtract the value of 5-bit | · | | | | |
| | | Value, compare the result with 0, | | | | |
| | and update C bit. If RX is not equ | al to IMM5 after zero-extension, it | | | | |
| | C-Sky Confide | ntial | | | | |



| | means that the subtraction result is not equal to zero. Set the |
|---------------------|---|
| | condition bit C; otherwise, clear the condition bit C. |
| Influence on | Set the condition bit C according to the comparison result |
| flag bit: | |
| Restriction: | The range of register is r0-r7; |
| | The range of immediate operand is 0-31. |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 10 | 8 7 5 4 0 |
| 0 0 1 1 1 F | X 0 1 0 IMM5 |
| | |

32-bit

| instruction | |
|--------------|---|
| Operation: | Make a comparison between RX and immediate operand. |
| | If RX != zero_extend(imm16), then |
| | C ← 1; |
| | else |
| | C ← 0; |
| Grammar: | cmpnei rx, imm16 |
| Description: | Subtract the value of 16-bit immediate operand that is |
| | zero-extended to 32 bits from RX value, compare the result with 0, |
| | and update C bit. If RX is not equal to IMM16 after zero-extension, |
| | it means that the subtraction result is not equal to zero. Set the |
| | condition bit C; otherwise, clear the condition bit C. |
| Influence on | Set the condition bit C according to the comparison result |
| flag bit: | |
| Restriction: | The range of immediate operand is 0x0-0xFFFF. |
| Exception: | None |
| Instruction | |
| format: | |
| | |
| | |

C-Sky Confidential



| 31 | 3 | 0 | | | | 26 | 25 | | | | | 21 | 20 | 16 | 15 | 0 |
|----|---|---|---|---|---|----|----|---|---|---|---|----|----|----|-------|---|
| 1 | | 1 | 1 | 0 | 1 | 0 | 1 | 1 | С |) | 1 | 0 | RX | | IMM16 | |

C-Sky Confidential



DECF - C=0 SUBTRACT IMMEDIATE

Unified

instruction

| Grammar | Operation | Compiling result |
|---------------------|---|------------------------------|
| decf rz, rx, imm5 | if C==0, then | Only 32-bit instructions |
| | $RZ \leftarrow RX - zero_extend(IMM5);$ | exist. |
| | else | decf32 rz, rx, imm5 |
| | $RZ \leftarrow RZ;$ | |
| Description: | If the condition bit C is 0, zero-e | extend the 5-bit immediate |
| | operand to 32 bits, subtract this 32-b | bit value from RX value, and |
| | save the result in RZ; otherwise, kee | ep the values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0 | -31. |
| Exception: | None | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | if C==0, then $RZ \leftarrow RX - zero_extend(IMM5);$ | |
| | else | |
| | RZ ← RZ; | |
| Grammar: | decf32 rz, rx, imm5 | |
| Description: | If the condition bit C is 0, zero-e | extend the 5-bit immediate |
| | operand to 32 bits, subtract this 32-b | bit value from RX value, and |
| | save the result in RZ; otherwise, kee | ep the values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0 | -31. |
| Exception: | None | |
| Instruction | | |
| | | |

C-Sky Confidential



format:

| 31 | 30 | 2 | 625 | 2120 | 16 | 615 | | | 10 | 9 | | | | 5 | 4 | | 0 |
|----|-----|-----|-----|------|----|-----|-----|---|----|---|---|---|---|---|---|------|---|
| 1 | 1 0 | 001 | RZ | | RX | 0 0 | 0 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | | IMM5 | |

C-Sky Confidential



DECT – C=1 subtract immediate

Unified

instruction

| Grammar | Operation | Compiling result |
|-----------------------|---|-----------------------------|
| dect rz, rx, imm5 | if C==1, then | Only 32-bit instructions |
| | $RZ \leftarrow RX - zero_extend(IMM5);$ | exist. |
| | else | dect32 rz, rx, imm5 |
| | $RZ \leftarrow RZ;$ | |
| Description: | If the condition bit C is 1, zero-e | extend the 5-bit immediate |
| | operand to 32 bits, subtract this 32-b | it value from RX value, and |
| | save the result in RZ; otherwise, kee | ep the values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0 | -31. |
| Exception: | None | |
| | | |
| 20 hit | | |
| 32-bit instruction | | |
| Operation: | if C==1, then | |
| operation. | $RZ \leftarrow RX - zero_extend(IMM5);$ | |
| | else | |
| | RZ ← RZ; | |
| Grammar: | dect32 rz, rx, imm5 | |
| Description: | If the condition bit C is 1, zero-e | extend the 5-bit immediate |
| | operand to 32 bits, subtract this 32-b | it value from RX value, and |
| | save the result in RZ; otherwise, kee | ep the values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0 | -31. |
| Exception: | None | |
| Instruction | | |
| | | |

C-Sky Confidential



format:

| 31 | 3 | 30 | | | | | 26 | 625 | 5 | | 21 | 20 | | 16 | 615 | | | | | 1(|)9 | | | | 5 | 64 | | 0 |
|----|---|----|---|---|---|---|----|-----|---|----|----|----|----|----|-----|---|---|---|---|----|----|---|---|---|---|----|------|---|
| 1 | | 1 | 0 | 0 | (|) | 1 | | | RZ | | | RX | | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | | IMM5 | |

C-Sky Confidential



DOZE – Enter low power consumption doze mode

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | | |
|-------------------|---------------------------------------|--------------------------------|--|--|--|--|--|--|--|--|
| doze | Enter low power consumption doze | Only 32-bit instructions | | | | | | | | |
| | mode | exist. | | | | | | | | |
| | | doze32 | | | | | | | | |
| Description: | This instruction makes the proc | cessor enter low power | | | | | | | | |
| | consumption doze mode and wait for | an interrupt to exit from this | | | | | | | | |
| | mode. At this time, CPU clock is s | topped and corresponding | | | | | | | | |
| | peripheral equipment is also stopped. | | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Exception: | Privilege violation exception | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| 32-bit | | | | | | | | | | |
| instruction | | | | | | | | | | |
| Operation: | Enter low power consumption doze m | ode | | | | | | | | |
| Grammar: | doze32 | | | | | | | | | |
| Attribute: | Privileged instruction | | | | | | | | | |
| Description: | This instruction makes the proc | cessor enter low power | | | | | | | | |
| | consumption doze mode and wait for | an interrupt to exit from this | | | | | | | | |
| | mode. At this time, CPU clock is s | | | | | | | | | |
| | peripheral equipment is also stopped. | | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Exception: | Privilege violation exception | | | | | | | | | |
| Instruction | | | | | | | | | | |
| format: | | | | | | | | | | |
| | | | | | | | | | | |
| 130 2625 | 2120 1615 1 | 109 54 0 | | | | | | | | |
| 1 1 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 1 0 1 0 0 | 00001 00000 | | | | | | | | |
| | I | | | | | | | | | |

C-Sky Confidential



FF0 – Fast find 0

| Grammar | Operation | Compiling result | | | | | | | | |
|------------------------|--|---------------------------------|--|--|--|--|--|--|--|--|
| ff0 rz, rx | $RZ \leftarrow find_first_0(RX);$ | Only 32-bit instructions | | | | | | | | |
| | | exist. | | | | | | | | |
| | | ff0.32 rz, rx | | | | | | | | |
| Description: | Find the first bit that is 0 in RX and re | eturn the search result to RZ. | | | | | | | | |
| | The search order is from the highest | bit to the lowest bit of RX. If | | | | | | | | |
| | the highest bit (RX[31]) of RX is 0, r | eturn the value of 0 to RZ. If | | | | | | | | |
| | no bit of 0 exists in RX, return the value of 32 to RZ. | | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Exception: | None | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| 32-bit | | | | | | | | | | |
| instruction | DZ i find first 0/DV). | | | | | | | | | |
| Operation: | $RZ \leftarrow find_first_0(RX);$ | | | | | | | | | |
| Grammar: | ff0.32 rz, rx | | | | | | | | | |
| Description: | Find the first bit that is 0 in RX and return the search result to RZ. The search order is from the highest bit to the lowest bit of RX. If | | | | | | | | | |
| | | | | | | | | | | |
| | the highest bit (RX[31]) of RX is 0, r | | | | | | | | | |
| hadhaan a an filan | no bit of 0 exists in RX, return the va | IUE OF 32 TO RZ. | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | Nega | | | | | | | | | |
| Exception: | None | | | | | | | | | |
| | | | | | | | | | | |
| Instruction | | | | | | | | | | |
| | | | | | | | | | | |
| Instruction format: | | | | | | | | | | |
| Instruction | 2120 1615 | 109 54 | | | | | | | | |

C-Sky Confidential



FF1 – Fast find 1

| Grammar | Operation | Compiling result | | | | | | | | |
|-------------------|--|---------------------------------|--|--|--|--|--|--|--|--|
| ff1 rz, rx | $RZ \leftarrow find_first_1(RX);$ | Only 32-bit instructions | | | | | | | | |
| | | exist. | | | | | | | | |
| | | ff1.32 rz, rx | | | | | | | | |
| Description: | Find the first bit that is 1 in RX and re | turn the search result to RZ. | | | | | | | | |
| | The search order is from the highest | bit to the lowest bit of RX. If | | | | | | | | |
| | the highest bit (RX[31]) of RX is 1, re | eturn the value of 0 to RZ. If | | | | | | | | |
| | no bit of 1 exists in RX, return the val | ue of 32 to RZ. | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Exception: | None | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| 32-bit | | | | | | | | | | |
| instruction | DZ (find first $1(DV)$) | | | | | | | | | |
| Operation: | $RZ \leftarrow find_first_1(RX);$ | | | | | | | | | |
| Grammar: | ff1.32 rz, rx | | | | | | | | | |
| Description: | Find the first bit that is 1 in RX and return the search result to RZ. The search order is from the highest bit to the lowest bit of RX. If | | | | | | | | | |
| | | | | | | | | | | |
| | the highest bit (RX[31]) of RX is 1, re | | | | | | | | | |
| | no bit of 1 exists in RX, return the val | ue of 32 to RZ. | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Exception: | None | | | | | | | | | |
| Instruction | | | | | | | | | | |
| | | | | | | | | | | |
| format: | | | | | | | | | | |
| format: | | | | | | | | | | |
| | 2120 1615 | 109 54 | | | | | | | | |

C-Sky Confidential



INCF - C=0 add immediate

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------|---|--------------------------|
| incf rz, rx, imm5 | if C==0, then | Only 32-bit instructions |
| | $RZ \leftarrow RX + zero_extend(IMM5);$ | exist. |
| | else | incf32 rz, rx, imm5 |
| | RZ ← RZ; | |
| Description: | If the condition bit C is 0, zero-exte | end the 5-bit immediate |
| | operand to 32 bits, add this 32-bit value | ue to RX value, and save |
| | the result in RZ; otherwise, keep the | e values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0-3 | 1. |
| Exception: | None | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | if C==0, then | |
| Operation. | $RZ \leftarrow RX + zero_extend(IMM5);$ | |
| | else | |
| | RZ ← RZ; | |
| Grammar: | incf32 rz, rx, imm5 | |
| Description: | If the condition bit C is 0, zero-ext | end the 5-bit immediate |
| | operand to 32 bits, add this 32-bit valu | ue to RX value, and save |
| | the result in RZ; otherwise, keep the | e values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0-3 | 1. |
| Exception: | None | |
| Instruction | | |
| | | |

C-Sky Confidential



format:

| 31: | 30 | 26 | 25 2 | 120 | 1615 | 10 |)9 | 5 | 4 0 |
|-----|-----|-----|------|-----|------|------|-------|----|------|
| 1 | 1 0 | 001 | RZ | RX | 0 0 | 0011 | 0 0 0 | 01 | IMM5 |

C-Sky Confidential



INCT – C=1 add immediate

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------|--|--------------------------|
| inct rz, rx, imm5 | if C==1, then | Only 32-bit instructions |
| | $RZ \leftarrow RX + zero_extend(IMM5);$ | exist. |
| | else | inct32 rz, rx, imm5 |
| | $RZ \leftarrow RZ;$ | |
| Description: | If the condition bit C is 1, zero-extended | end the 5-bit immediate |
| | operand to 32 bits, add this 32-bit valu | ue to RX value, and save |
| | the result in RZ; otherwise, keep the | e values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0-3 | 1. |
| Exception: | None | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | if C==1, then | |
| operation | $RZ \leftarrow RX + zero_extend(IMM5);$ | |
| | else | |
| | RZ ← RZ; | |
| Grammar: | inct32 rz, rx, imm5 | |
| Description: | If the condition bit C is 1, zero-exte | end the 5-bit immediate |
| | operand to 32 bits, add this 32-bit valu | ue to RX value, and save |
| | the result in RZ; otherwise, keep the | e values of RZ and RX |
| | unchanged. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operand is 0-3 | 1. |
| Exception: | None | |
| Instruction | | |
| | | |

C-Sky Confidential



format:

| 313 | 30 | 26 | 25 2 | 120 | 1615 | 10 |)9 | 5 | 4 0 |
|-----|-----|-----|------|-----|------|------|-----|-----|------|
| 1 | 1 0 | 001 | RZ | RX | 0 0 | 0011 | 000 | 1 0 | IMM5 |

C-Sky Confidential



IPUSH – Interrupt pop

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | |
|-------------------|--|---------------------------------|--|--|--|--|--|--|
| ipush | Store the interrupted | Only 16-bit instructions exist. | | | | | | |
| | general-purpose register site | ipush; | | | | | | |
| | {R0~R3, R12, R13} to the stack | | | | | | | |
| | storage, and then update the | | | | | | | |
| | stack pointer register to the top | | | | | | | |
| | of stack storage; | | | | | | | |
| | MEM[SP-4]~MEM[SP-24] | | | | | | | |
| | ←{R13,R12,R3~R0}; | | | | | | | |
| | SP←SP-24; | | | | | | | |
| Description: | Store the interrupted general-pur | oose register site {R0~R3, R12, | | | | | | |
| | R13} to the stack storage, and | then update the stack pointer | | | | | | |
| | register to the top of stack storage. Adopt direct addressing mode | | | | | | | |
| | of stack pointer register. | | | | | | | |
| nfluence on flag | No influence | | | | | | | |
| oit: | | | | | | | | |
| Exception: | Access error exception and unalig | ned exception | | | | | | |
| | | | | | | | | |
| 16-bit | | | | | | | | |
| instruction | | | | | | | | |
| Operation: | Store the interrupted general-purpose register site {R0~R3, R12, | | | | | | | |
| | R13} to the stack storage, and | then update the stack pointer | | | | | | |
| | register to the top of stack storage; | | | | | | | |
| | MEM[SP-4]~MEM[SP-24] ←{R13,R12,R3~R0}; | | | | | | | |
| | SP←SP-24; | | | | | | | |
| Grammar: | ipush16 | | | | | | | |
| Description: | Store the interrupted general-purp | oose register site {R0~R3, R12, | | | | | | |
| | R13} to the stack storage, and | then update the stack pointer | | | | | | |
| | register to the top of stack storage | e. Adopt direct addressing mode | | | | | | |
| | of stack pointer register. | | | | | | | |
| Influence on flag | No influence | | | | | | | |
| | | | | | | | | |

C-Sky Confidential



bit:

Exception: Access error exception and unaligned exception

Instruction

format:

| | - | 14 | | | | | | 8 | | | | | 0 |
|---|---|----|---|---|---|---|---|---|---|---|---|------|---|
| (| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0001 | 0 |

C-Sky Confidential



IPOP – Interrupt pop

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | |
|-------------------|---|---------------------------------|--|--|--|--|--|--|
| ірор | Load the interrupted | Only 16-bit instructions exist. | | | | | | |
| | general-purpose register site | ipop; | | | | | | |
| | {R0~R3, R12, R13} from the | | | | | | | |
| | stack pointer register, and then | | | | | | | |
| | update the stack pointer register | | | | | | | |
| | to the top of stack storage; | | | | | | | |
| | $\{R0\sim R3, R12, R13\} \leftarrow MEM[SP]$ | | | | | | | |
| | ~ MEM[SP+20]; | | | | | | | |
| | SP←SP+24; | | | | | | | |
| Description: | Load the interrupted general-purp | oose register site {R0~R3, R12, | | | | | | |
| | R13} from the stack pointer register, and then update the stack | | | | | | | |
| | pointer register to the top of stack storage. Adopt direct | | | | | | | |
| | addressing mode of stack pointer | register. | | | | | | |
| Influence on flag | No influence | | | | | | | |
| bit: | | | | | | | | |
| Exception: | Access error exception and unalig | ned exception | | | | | | |
| | | | | | | | | |
| 16-bit | | | | | | | | |
| instruction | | | | | | | | |
| Operation: | Load the interrupted general-purp | oose register site {R0~R3, R12, | | | | | | |
| | R13} from the stack pointer regis | ster, and then update the stack | | | | | | |
| | pointer register to the top of stack storage; | | | | | | | |
| | ${R0-R3,R12,R13} \leftarrow MEM[SP]-MEM[SP+20];$ | | | | | | | |
| | SP←SP+24; | | | | | | | |
| Grammar: | ipop16 | | | | | | | |
| Description: | Load the interrupted general-purp | oose register site {R0~R3, R12, | | | | | | |
| | R13} from the stack pointer regis | ster, and then update the stack | | | | | | |
| | pointer register to the top of | stack storage. Adopt direct | | | | | | |
| | addressing mode of stack pointer | register. | | | | | | |
| Influence on flag | No influence | | | | | | | |
| | | | | | | | | |

C-Sky Confidential



bit:

Exception: Access error exception and unaligned exception

Instruction

format:

| | 14 | | | | | | 8 | | | | | 0 |
|---|----|---|---|---|---|---|---|---|---|---|------|---|
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0001 | 1 |

C-Sky Confidential



IXH – Index half-word

| | Operation | Compiling result | | | | | | | | | | |
|---|--|---|--|--|--|--|--|--|--|--|--|--|
| ixh rz, rx, ry | RZ ← RX + (RY << 1) | Only 32-bit instructions | | | | | | | | | | |
| | | exist. | | | | | | | | | | |
| | | ixh32 rz, rx, ry | | | | | | | | | | |
| Description: | Make RY value shift left by one bit, add it to RX value, and save the | | | | | | | | | | | |
| | result in RZ. | | | | | | | | | | | |
| Influence on | No influence | | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | |
| Exception: | None | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| 32-bit | | | | | | | | | | | | |
| instruction | | | | | | | | | | | | |
| Operation: | $RZ \leftarrow RX + (RY << 1)$ | | | | | | | | | | | |
| Grammar: | ixh32 rz, rx, ry | | | | | | | | | | | |
| | - | | | | | | | | | | | |
| Description: | Make RY value shift left by one | e bit, add it to RX value, and save the | | | | | | | | | | |
| Description: | Make RY value shift left by one result in RZ. | e bit, add it to RX value, and save the | | | | | | | | | | |
| Description: Influence on | Make RY value shift left by one | e bit, add it to RX value, and save the | | | | | | | | | | |
| Description: Influence on flag bit: | Make RY value shift left by one result in RZ. No influence | e bit, add it to RX value, and save the | | | | | | | | | | |
| Description: Influence on flag bit: Exception: | Make RY value shift left by one result in RZ. | e bit, add it to RX value, and save the | | | | | | | | | | |
| Description: Influence on flag bit: Exception: Instruction | Make RY value shift left by one result in RZ. No influence | e bit, add it to RX value, and save the | | | | | | | | | | |
| Description: Influence on flag bit: Exception: | Make RY value shift left by one result in RZ. No influence | e bit, add it to RX value, and save the | | | | | | | | | | |
| Description: Influence on flag bit: Exception: Instruction format: | Make RY value shift left by one result in RZ. No influence None | | | | | | | | | | | |
| Description: Influence on flag bit: Exception: Instruction | Make RY value shift left by one result in RZ. No influence None | e bit, add it to RX value, and save the | | | | | | | | | | |

C-Sky Confidential



IXW – Index word

Unified instruction Grammar Operation **Compiling result** $RZ \leftarrow RX + (RY << 2)$ Only 32-bit instructions ixw rz, rx, ry exist. ixw32 rz, rx, ry Make RY value shift left by two bits, add it to RX value, and save **Description:** the result in RZ. Influence on No influence flag bit: None Exception: 32-bit instruction **Operation:** $RZ \leftarrow RX + (RY << 2)$ Grammar: ixw32 rz, rx, ry Make RY value shift left by two bits, add it to RX value, and save **Description:** the result in RZ. No influence Influence on flag bit: Exception: None Instruction format: 2120 3130 2625 1615 109 54 0 10001 RY RX 0 0 0 0 1 0 00010 RZ 1

C-Sky Confidential



JMP – Register jump

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | |
|---------------|--|------------------|--|--|--|--|--|--|--|
| jmp rx | Jump to the position appointed by | jmp16 rx; | | | | | | | |
| | register | | | | | | | | |
| | PC ← RX & 0xffffffe | | | | | | | | |
| Description: | The program jumps to the position appointed by register RX and | | | | | | | | |
| | the lowest bit of RX is ignored. The jump range of JMP instruction | | | | | | | | |
| | is the whole address space of 4GB. | | | | | | | | |
| Influence on | No influence | | | | | | | | |
| flag bit: | | | | | | | | | |
| Exception: | None | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| 16-bit | | | | | | | | | |
| instruction | | | | | | | | | |
| Operation: | Jump to the position appointed by register | | | | | | | | |
| | $PC \leftarrow RX \& 0xffffffe$ | | | | | | | | |
| Grammar: | jmp16 rx | | | | | | | | |
| Description: | The program jumps to the position appointed by register RX and | | | | | | | | |
| | the lowest bit of RX is ignored. The jump range of JMP instruction | | | | | | | | |
| | is the whole address space of 4GB. | | | | | | | | |
| Influence on | No influence | | | | | | | | |
| flag bit: | | | | | | | | | |
| Exception: | None | | | | | | | | |
| Instruction | | | | | | | | | |
| format: | | | | | | | | | |
| | | | | | | | | | |
| 514 10 9 | 9 65 210 | | | | | | | | |
| 0 1 1 1 1 0 0 | 0000 RX 00 | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |

C-Sky Confidential



JSR – Register jump to subprogram

Unified

instruction


| Grammar | Operation | Compiling result |
|-----------------------|--|----------------------------|
| jsr rx | Link and jump to the subprogram | jsr16 rx; |
| | position appointed by register | |
| | R15 ← PC + 4, | |
| | $PC \leftarrow RX \& 0xffffffe$ | |
| Description: | This instruction saves the return ad | dress (PC of the next |
| | instruction, i.e. PC+4 at present) of the s | ubprogram in link register |
| | R15, the program is executed after jun | nping to the subprogram |
| | position appointed by contents of register | RX, and the lowest bit of |
| | RX is ignored. The jump range of JSR | instruction is the whole |
| | address space of 4GB. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 40 64 | | |
| 16-bit instruction | | |
| Operation: | Link and jump to the subprogram position | appointed by register |
| Operation. | R15 \leftarrow PC + 4, PC \leftarrow RX & 0xfffffffe | appointed by register |
| Grammar: | $r_{13} \leftarrow r_{0} + 4, r_{0} \leftarrow r_{X} \approx 0$ similar isr16 rx | |
| Description: | This instruction saves the return ad | dress (PC of the next |
| Description. | instruction, i.e. PC+4 at present) of the s | Υ. |
| | R15, the program is executed after jun | 1 0 0 |
| | position appointed by contents of register | |
| | RX is ignored. The jump range of JSR | |
| | address space of 4GB. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |

C-Sky Confidential



Instruction

format:



C-Sky Confidential



LD.B – Load unsigned and extended byte

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | | |
|--------------|---|-------------------------------------|--|--|--|--|--|--|--|--|
| ld.b rz,(rx, | $RZ \leftarrow zero_extend(MEM[RX +$ | Compiled into 16-bit or 32-bit | | | | | | | | |
| disp) | zero_extend(offset)]) | instructions according to the | | | | | | | | |
| | | range of offset and register. | | | | | | | | |
| | | if (disp<32)and(x<7) and (z<7), | | | | | | | | |
| | | then | | | | | | | | |
| | | ld16.b rz, (rx, disp); | | | | | | | | |
| | | else | | | | | | | | |
| | | ld32.b rz, (rx, disp); | | | | | | | | |
| Description: | Save the byte loaded from | n storage in register RZ after | | | | | | | | |
| | zero-extension to 32 bits. Ado | pt the addressing mode of register | | | | | | | | |
| | and immediate operand offset. | The effective address of storage is | | | | | | | | |
| | gained by adding the base reg | gister RX to the value of unsigned | | | | | | | | |
| | extending the 12-bit relative offset to 32 bits. The address space of | | | | | | | | | |
| | LD.B instruction is +4KB. | | | | | | | | | |
| | Attention: The offset DISP is the | e offset of binary operand. | | | | | | | | |
| Influence on | No influence | | | | | | | | | |
| flag bit: | | | | | | | | | | |
| Exception: | Unaligned access exception | , access error exception, TLB | | | | | | | | |
| | unrecoverable exception, TLB | mismatch exception, and TLB read | | | | | | | | |
| | invalid exception | | | | | | | | | |
| | | | | | | | | | | |
| 16-bit | | | | | | | | | | |
| instruction | | | | | | | | | | |
| Operation: | Load byte from storage to regis | ter, extend unsigned | | | | | | | | |
| | $RZ \leftarrow zero_extend(MEM[RX +$ | zero_extend(offset)]) | | | | | | | | |
| Grammar: | ld16.b rz, (rx, disp) | | | | | | | | | |
| Description: | Save the byte loaded from | n storage in register RZ after | | | | | | | | |
| | zero-extension to 32 bits. Ado | pt the addressing mode of register | | | | | | | | |
| | and immediate operand offset. | The effective address of storage is | | | | | | | | |
| | C Sky Confid | antial | | | | | | | | |

C-Sky Confidential



| | gained by adding the base register RX to the value of unsigned |
|---------------------|--|
| | extending the 5-bit relative offset to 32 bits. The address space of |
| | LD16.B instruction is +32B. |
| | Attention: The offset DISP is the offset of binary operand. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r7. |
| Exception: | Unaligned access exception, access error exception, TLB |
| | unrecoverable exception, TLB mismatch exception, and TLB read |
| | invalid exception |
| Instruction | |
| format: | |
| | |
| 1514 1110 8 | 37540 |
| 1 0 0 0 0 RX | RZ Offset |

32-bit

instruction

| instruction | |
|--------------|---|
| Operation: | Load byte from storage to register, extend unsigned |
| | $RZ \leftarrow zero_extend(MEM[RX + zero_extend(offset)])$ |
| Grammar: | ld32.b rz, (rx, disp) |
| Description: | Save the byte loaded from storage in register RZ after |
| | zero-extension to 32 bits. Adopt the addressing mode of register |
| | and immediate operand offset. The effective address of storage is |
| | gained by adding the base register RX to the value of unsigned |
| | extending the 12-bit relative offset to 32 bits. The address space of |
| | LD32.B instruction is +4KB. |
| | Attention: The offset DISP is the offset of binary operand. |
| Influence on | No influence |
| flag bit: | |
| Exception: | Unaligned access exception, access error exception, TLB |
| | unrecoverable exception, TLB mismatch exception, and TLB read |
| | invalid exception |
| Instruction | |
| format: | |

C-Sky Confidential



| 3 | 31: | 30 | | | | 26 | 525 | | 2120 |) | 16 | 15 | | 12 | 11 | | | 0 |
|---|-----|----|---|---|---|----|-----|----|------|----|----|-----|---|----|----|----|------|---|
| | 1 | 1 | 0 | 1 | 1 | 0 | | RZ | | RX | | 0 0 | 0 | 0 | | Of | fset | |

C-Sky Confidential



LD.BS – Load signed and extended byte

| Unified | | | | | | | |
|--------------------------|--|----------------------------------|--|--|--|--|--|
| instruction | | | | | | | |
| Grammar | Operation | Compiling result | | | | | |
| ld.bs rz, (rx, | $RZ \leftarrow sign_extend(MEM[RX +$ | Only 32-bit instructions exist. | | | | | |
| disp) | zero_extend(offset)]) | ld32.bs rz, (rx, disp) | | | | | |
| Description: | Save byte loaded from storage in | register RZ after sign-extension | | | | | |
| | to 32 bits. Adopt the addressing r | mode of register and immediate | | | | | |
| | operand offset. The effective ad | dress of storage is gained by | | | | | |
| | adding the base register RX to the | ne value of unsigned extending | | | | | |
| | the 12-bit relative offset to 32 bits. The address space of LD.BS | | | | | | |
| | instruction is +4KB. | | | | | | |
| | Attention: The offset DISP is the c | offset of binary operand. | | | | | |
| Influence on flag | No influence | | | | | | |
| bit: | | | | | | | |
| Exception: | Unaligned access exception, access error exception, TLB | | | | | | |
| | unrecoverable exception, TLB r | mismatch exception, and TLB | | | | | |
| | read invalid exception | | | | | | |
| | | | | | | | |
| 20 hit | | | | | | | |
| 32-bit | | | | | | | |
| instruction | Load but from store so to registe | r ovtand aignad | | | | | |
| Operation: | Load byte from storage to register | - | | | | | |
| Crommore | $RZ \leftarrow sign_extend(MEM[RX + ze)$ | ro_extend(onset)]) | | | | | |
| Grammar: Description: | ld32.bs rz, (rx, disp) | register DZ ofter sign extension | | | | | |
| Description: | Save byte loaded from storage in | • | | | | | |
| | to 32 bits. Adopt the addressing r operand offset. The effective ad | • | | | | | |
| | | с с , | | | | | |
| | adding the base register RX to the | | | | | | |
| | the 12-bit relative offset to 32 LD32.BS instruction is +4KB. | Dits. The audress space of | | | | | |
| | Attention: The offset DISP is the c | offset of hinary operand | | | | | |
| Influence on floor | No influence | niset of billary operatio. | | | | | |
| Influence on flag | | | | | | | |

C-Sky Confidential



bit:

Exception: Unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB read invalid exception

Instruction

format:

| 31 | 30 | 0 | | | | 26 | 25 | 21 | 20 | 16 | 15 | | | 12 | 11 | (| 0 |
|----|----|---|---|---|---|----|----|----|----|----|----|---|---|----|----|--------|---|
| 1 | | 1 | 0 | 1 | 1 | 0 | RZ | | RX | | 0 | 1 | 0 | 0 | | Offset | |

C-Sky Confidential



LD.H – Load unsigned and extended half-word

Unified

instruction

| Gran | nmar | Operation | Compiling result | | | | |
|------|----------------|-------------------------------------|---------------------------------|--|--|--|--|
| ld.h | rz, (rx, disp) | $RZ \leftarrow zero_extend(MEM[RX$ | Compiled into 16-bit or 32-bit | | | | |
| | | + zero_extend(offset << 1)]) | instructions according to the | | | | |
| | | | range of offset and register. | | | | |
| | | | if (disp<64)and(x<7) and (z<7), | | | | |
| | | | then | | | | |
| | | | ld16.h rz, (rx, disp); | | | | |
| | | | else | | | | |
| | | | ld32.h rz, (rx, disp); | | | | |

| Description: | Save half-word loaded from storage in register RZ after | | | | | | | |
|-------------------|---|--|--|--|--|--|--|--|
| | zero-extension to 32 bits. Adopt the addressing mode of register | | | | | | | |
| | and immediate operand offset. The effective address of storage | | | | | | | |
| | is gained by adding the base register RX to the value of unsigned | | | | | | | |
| | extending the 12-bit relative offset shifting left by 1 bit to 32 bits. | | | | | | | |
| | The address space of LD.H instruction is +8KB. | | | | | | | |
| | Attention: The offset DISP is gained after the offset of binary | | | | | | | |
| | operand shifts left by 1 bit. | | | | | | | |
| Influence on flag | No influence | | | | | | | |

bit:

Exception: Unaligned access exception, unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB read invalid exception

 16-bit

 instruction

 Operation:
 Load half-word from storage to register, extend unsigned

 RZ ← zero_extend(MEM[RX + zero_extend(offset << 1)])</td>

 Grammar:
 Id16.h rz, (rx, disp)

 Description:
 Save half-word loaded from storage in register RZ after zero-extension to 32 bits. Adopt the addressing mode of register and immediate operand offset. The effective address of storage

C-Sky Confidential



| | | SKY |
|---|---|-----|
| Influence on flag bit: Restriction: Exception: | is gained by adding the base register RX to the value of unsigned extending the 5-bit relative offset shifting left by 1 bit to 32 bits. The address space of LD16.H instruction is +64B. Attention: The offset DISP is gained after the offset of binary operand shifts left by 1 bit. No influence The range of register is r0-r7. Unaligned access exception, unaligned access exception, access error exception, TLB unrecoverable exception, TLB | |
| | mismatch exception, and TLB read invalid exception | |
| Instruction | • • • | |
| format: | | |
| | | |
| 1514 1110 | 87540 | |
| 1 0 0 0 1 R> | X RZ Offset | |
| 32-bit | | |
| instruction | | |
| Operation: | Load half-word from storage to register, extend unsigned | |
| - p | $RZ \leftarrow zero_extend(MEM[RX + zero_extend(offset << 1)])$ | |
| Grammar: | ld32.h rz, (rx, disp) | |
| Description: | Save half-word loaded from storage in register RZ after | |
| Description. | zero-extension to 32 bits. Adopt the addressing mode of register | |
| | and immediate operand offset. The effective address of storage | |
| | | |
| | is gained by adding the base register RX to the value of unsigned | |
| | extending the 12-bit relative offset shifting left by 1 bit to 32 bits. | |
| | The address space of LD32.H instruction is +8KB. | |
| | Attention: The offset DISP is gained after the offset of binary | |
| Influence (| operand shifts left by 1 bit. | |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | Unaligned access exception, unaligned access exception, | |
| | access error exception, TLB unrecoverable exception, TLB | |
| | mismatch exception, and TLB read invalid exception | |
| Instruction | | |
| format: | | |
| | | |

C-Sky Confidential



| 3 | 1: | 30 | | | | 26 | 525 | | 21 | 20 | 16 | 615 | 1 | 2 11 | (|) |
|---|----|----|---|---|---|----|-----|----|----|----|----|-----|-----|------|--------|---|
| - | 1 | 1 | 0 | 1 | 1 | 0 | | RZ | | RX | | 0 0 | 0 1 | | Offset | |

C-Sky Confidential



LD.HS – Load signed and extended half-word

Unified

instruction

| instruction | | |
|-------------------|---|--------------------------------------|
| Grammar | Operation | Compiling result |
| ld.hs rz, (rx, | $RZ \leftarrow sign_extend(MEM[RX +$ | Only 32-bit instructions exist. |
| disp) | zero_extend(offset << 1)]) | ld32.hs rz, (rx, disp) |
| Description: | Save half-word loaded from | storage in register RZ after |
| | sign-extension to 32 bits. Adopt t | he addressing mode of register |
| | and immediate operand offset. T | he effective address of storage |
| | is gained by adding the base regis | ster RX to the value of unsigned |
| | extending the 12-bit relative offse | t shifting left by 1 bit to 32 bits. |
| | The address space of LD.HS inst | ruction is +8KB. |
| | Attention: The offset DISP is ga | ained after the offset of binary |
| | operand shifts left by 1 bit. | |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | Unaligned access exception, | unaligned access exception, |
| | access error exception, TLB u | unrecoverable exception, TLB |
| | mismatch exception, and TLB rea | d invalid exception |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | Load half-word from storage to re | |
| | $RZ \leftarrow sign_extend(MEM[RX + ze)$ | ro_extend(offset << 1)]) |
| Grammar: | ld32.hs rz, (rx, disp) | |
| Description: | Save half-word loaded from stora | |
| | extension to 32 bits. Adopt the ad | |
| | immediate operand offset. The | • |
| 4 - | gained by adding the base regist | - |
| | extending the 12-bit relative offse | |
| | The address space of LD32.HS in | |
| | Attention: The offset DISP is ga | ained after the offset of binary |
| | operand shifts left by 1 bit. | |
| | | |

C-Sky Confidential



Influence on flagNo influencebit:Unaligned access

Unaligned access exception, unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB read invalid exception

Instruction

format:

| 3130 | 262 | 5 21 | 20 16 | 615 | 12 1 | 1 0 |
|-------|-------|------|-------|-----|------|--------|
| 1 1 0 | 1 1 0 | RZ | RX | 0 1 | 01 | Offset |

C-Sky Confidential



LD.W – Load word

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | |
|---------------------|--|--|--|--|--|--|--|--|
| ld.w rz, (rx, disp) | $RZ \leftarrow MEM[RX +$ | Compiled into 16-bit or 32-bit | | | | | | |
| | zero_extend(offset << 2)] | instructions according to the range | | | | | | |
| | | of offset and register. | | | | | | |
| | | if (x=sp) and (z<7) and (disp < | | | | | | |
| | | 1024), | | | | | | |
| | | ld16.w rz, (sp, disp); | | | | | | |
| | | else if (disp<128) and (x<7) and | | | | | | |
| | | (z<7), | | | | | | |
| | | ld16.w rz, (rx, disp); | | | | | | |
| | | else | | | | | | |
| | | ld32.w rz, (rx, disp); | | | | | | |
| Description: | Load word from storage to | o register RZ. Adopt the addressing | | | | | | |
| | mode of register and imm | ediate operand offset. The effective | | | | | | |
| | address of storage is gaine | ed by adding the base register RX to | | | | | | |
| | the value obtained of unsign | ned extending the 12-bit relative offset | | | | | | |
| | shifting left by 2 bits to 3 | 2 bits. The address space of LD.W | | | | | | |
| | instruction is +16KB. | | | | | | | |
| | Attention: The offset DISP | is gained after the offset of binary | | | | | | |
| | operand shifts left by 2 bits. | | | | | | | |
| Influence on flag | No influence | | | | | | | |
| bit: | | | | | | | | |
| Exception: | | tion, unaligned access exception, | | | | | | |
| | | TLB unrecoverable exception, TLB | | | | | | |
| | mismatch exception, and TI | _B read invalid exception | | | | | | |
| | | | | | | | | |
| 16-bit | | | | | | | | |
| instruction | | | | | | | | |
| Operation: | - | Load word from storage to register | | | | | | |
| | $RZ \leftarrow MEM[RX + sign_exterms]$ | end(offset << 2)] | | | | | | |
| Grammar: | ld16.w rz, (rx, disp) | | | | | | | |

C-Sky Confidential



ld16.w rz, (sp, disp)

| Description: | Load word from storage to register RZ. Adopt the addressing |
|---------------------|---|
| | mode of register and immediate operand offset. When RX is SP, |
| | the effective address of storage is gained by adding the base |
| | register RX to the value of unsigned extending the 8-bit relative |
| | offset shifting left by 2 bits to 32 bits. When rx is other register, the |
| | effective address of storage is gained by adding the base register |
| | RX to the value of unsigned extending the 5-bit relative offset |
| | shifting left by 2 bits to 32 bits. The address space of LD16.W |
| | instruction is +1KB. |
| | Attention: The offset DISP is gained after the binary operand |
| | IMM5 shifts left by 2 bits. When the base register RX is SP, the |
| | offset DISP is gained after the binary operand {IMM3, IMM5} |
| | shifts left by 2 bits. |
| Influence on flag | No influence |
| bit: | |
| Restriction: | The range of register is r0-r7. |
| Exception: | Unaligned access exception, unaligned access exception, |
| | access error exception, TLB unrecoverable exception, TLB |
| | mismatch exception, and TLB read invalid exception |

Instruction

format:

ld16.w rz, (rx, disp)

| 15 | 14 | 11 | 10 8 | 7 | 5 | 4 | 0 |
|-----|--------|------|----------|----|---|------|---|
| 1 | 001 | 0 | RX | RZ | - | IMM5 | |
| ld1 | 6.w rz | , (s | p, disp) | 4 | | | |
| 15 | 14 | 11 | 10 8 | 7 | 5 | 4 | 0 |
| 1 | 001 | 1 | IMM3 | RZ | | IMM5 | |

32-bit

| instruction | |
|--------------|---|
| Operation: | Load word from storage to register |
| | $RZ \leftarrow MEM[RX + zero_extend(offset << 2)]$ |
| Grammar: | ld32.w rz, (rx, disp) |
| Description: | Load word from storage to register RZ. Adopt the addressing |

C-Sky Confidential



| | mode of register and immediate operand offset. The effective |
|-------------------|---|
| | address of storage is gained by adding the base register RX to |
| | the value of unsigned extending the 12-bit relative offset shifting |
| | left by 2 bits to 32 bits. The address space of LD32.W instruction |
| | is +16KB. |
| | Attention: The offset DISP is gained after the offset of binary |
| | operand shifts left by 2 bits. |
| Influence on flag | No influence |
| bit: | |
| Exception: | Unaligned access exception, access error exception, TLB |
| | unrecoverable exception, TLB mismatch exception, and TLB |
| | read invalid exception |
| Instruction | |
| format: | |

| 3′ | 13 | 30 | | | | 26 | 25 | | 21 | 20 | | 16 | 515 | | 12 | 2 11 | | | | | 0 |
|----|----|----|---|---|---|----|----|----|----|----|----|----|-----|---|----|------|--|-------|----|---|---|
| 1 | | 1 | 0 | 1 | 1 | 0 | | RZ | | | RX | | 0 0 |) | 10 | | | Offse | et | 7 | |

C-Sky Confidential



LDM – Load consecutive multiword

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | |
|-----------------|---|----------------------------------|--|--|--|--|--|--|
| ldm ry-rz, (rx) | Load multiple consecutive words | Only 32-bit instructions exist. | | | | | | |
| | from storage to a group of | ldm32 ry-rz, (rx); | | | | | | |
| | consecutive register files | | | | | | | |
| | dst \leftarrow Y; addr \leftarrow RX; | | | | | | | |
| | for (n = 0; n <= (Z-Y); n++){ | | | | | | | |
| | $Rdst \leftarrow MEM[addr];$ | | | | | | | |
| | dst \leftarrow dst + 1; | | | | | | | |
| | addr ← addr + 4; | | | | | | | |
| | } | | | | | | | |
| Description: | Load multiple consecutive words | from storage to a group of | | | | | | |
| | consecutive register files starting fro | om register RY. In another word, | | | | | | |
| | load the first word in the address a | ppointed by storage to register | | | | | | |
| | RY; load the second word to register RY+1, and the like; load the | | | | | | | |
| | last word to register RZ. The effective address of storage is | | | | | | | |
| | decided by the contents of base reg | ister RX. | | | | | | |
| Influence on | No influence | | | | | | | |
| flag bit: | | | | | | | | |
| Restriction: | RZ should be greater than and equal to RY. | | | | | | | |
| | The base register RX should not b | be included within the range of | | | | | | |
| | RY-RZ; otherwise, the result will be | unpredictable. | | | | | | |
| Exception: | Unaligned access exception, unalig | gned access exception, access | | | | | | |
| | error exception, TLB unrecoveral | ole exception, TLB mismatch | | | | | | |
| | exception, and TLB read invalid exc | eption | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| 32-bit | | | | | | | | |
| instruction | | | | | | | | |
| Operation: | Load multiple consecutive words | trom storage to a group of | | | | | | |
| | consecutive register files | | | | | | | |
| | dst \leftarrow Y; addr \leftarrow RX; | | | | | | | |
| | for (n = 0; n <= IMM5; n++){ | | | | | | | |
| | C-Sky Confident | ial | | | | | | |

C-Sky Confidential



Rdst \leftarrow MEM[addr]; dst \leftarrow dst + 1; addr \leftarrow addr + 4;

Grammar: Idm32 ry-rz, (rx)

Description: Load multiple consecutive words from storage to a group of consecutive register files starting from register RY. In another word, load the first word in the address appointed by storage to register RY; load the second word to register RY+1, and the like; load the last word to register RZ. The effective address of storage is decided by the contents of base register RX.
 Influence on No influence

flag bit:

- Restriction: RZ should be greater than and equal to RY.
 The base register RX should not be included within the range of RY-RZ; otherwise, the result will be unpredictable.
 Exception: Unaligned access exception, unaligned access exception, access
 - error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB read invalid exception

Instruction

format:

| 313 | 30 | | 2625 | | 2120 | | 1615 | | 09 | 54 | | 0 |
|-----|-----|---|------|----|------|--|------|-----|------|----|------|---|
| 1 | 1 0 | 1 | 00 | RY | RX | | 0001 | 1 1 | 0000 | 1 | IMM5 | |

IMM5 field – Assign the number of destination registers, IMM5 = Z - Y.

00000 - 1 destination register

00001 – 2 destination registers

.....

11111 – 32 destination registers

C-Sky Confidential



LDQ – Load consecutive quad word#

Unified

instruction

| Gramma | r | Operation | Com | Compiling result | | | | |
|-----------|---------|---|-----------|------------------|--------------|--|--|--|
| ldq r4-r7 | 7, (rx) | Load four consecutive words fror | n Only | 32-bit | instructions | | | |
| | | storage to registers R4-R7 | exist. | | | | | |
| | | dst \leftarrow 4; addr \leftarrow RX; | ldq32 | r4-r7, (ı | rx); | | | |
| | | for (n = 0; n <= 3; n++){ | | | | | | |
| | | Rdst ← MEM[addr]; | | | | | | |
| | | dst \leftarrow dst + 1; | | | | | | |
| | | addr \leftarrow addr + 4; | | | | | | |
| | | } | | | | | | |
| Descripti | ion: | Load 4 consecutive words from s | torage to | register | file [R4 R7] | | | |

| Description: | Load 4 consecutive words from storage to register file [R4, R7] | | | | | | |
|--------------|---|--|--|--|--|--|--|
| | (including boundary) successively. In another word, load the first | | | | | | |
| | word in the address appointed by storage to register R4, load the | | | | | | |
| | second word to register R5, load the third word to register R6, and | | | | | | |
| | load the fourth word to register R7. The effective address of | | | | | | |
| | storage is decided by the contents of base register RX. | | | | | | |
| | Attention: This instruction is the pseudo instruction of ldm r4-r7, | | | | | | |
| | (rx). | | | | | | |
| Influence on | No influence | | | | | | |
| flag bit: | | | | | | | |
| Restriction: | The base register RX should not be included within the range of | | | | | | |
| | R4-R7; otherwise, the result will be unpredictable. | | | | | | |
| Exception: | Unaligned access exception, unaligned access exception, access | | | | | | |
| | error exception, TLB unrecoverable exception, TLB mismatch | | | | | | |
| | exception, and TLB read invalid exception | | | | | | |
| | | | | | | | |

| 32-bit instruction | |
|-----------------------|---|
| Operation: | Load four consecutive words from storage to registers R4-R7 |
| | dst |

C-Sky Confidential



| | $Rdst \leftarrow MEM[addr];$ |
|---|------------------------------|
| | dst \leftarrow dst + 1; |
| | addr \leftarrow addr + 4; |
| } | |

ldq32 r4-r7, (rx) Grammar: **Description:** Load 4 consecutive words from storage to register file [R4, R7] (including boundary) successively. In another word, load the first word in the address appointed by storage to register R4, load the second word to register R5, load the third word to register R6, and load the fourth word to register R7. The effective address of storage is decided by the contents of base register RX. Attention: This instruction is the pseudo instruction of Idm32 r4-r7, (rx). No influence Influence on flag bit: **Restriction:** The base register RX should not be included within the range of R4-R7; otherwise, the result will be unpredictable. Unaligned access exception, unaligned access exception, access Exception: error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB read invalid exception Instruction

format:

| 31 | 30 2625 | | 25 21 | 2120 | | 15 10 | 109 | | 4 0 |) |
|----|---------|-----|-------|------|--|--------|-----|----|-------|---|
| 1 | 10 | 100 | 00100 | RX | | 000111 | 000 | 01 | 00011 | |

C-Sky Confidential



LRW – Memory read-in

Unified

instruction

| Instruction | | |
|---------------|---|---------------------------|
| Grammar | Operation | Compiling result |
| lrw rz, label | Load word from storage to register | Compiled into |
| lrw rz, imm32 | $RZ \leftarrow zero_extend(MEM[(PC +$ | corresponding 16-bit or |
| | zero_extend(offset << 2)) & 0xfffffffc]) | 32-bit instructions |
| | | according to the range of |
| | | load |
| | | if(offset<1020B), then |
| | | Irw16 label; |
| | | lrw16 imm32; |
| | | else |
| | | Irw32 label; |
| | | lrw32 imm32; |
| Description: | Load the word in the place where la | abel is located or 32-bit |
| | immediate operand (IMM32) to desti | nation register RZ. The |
| | storage address is gained by adding | PC to the relative offset |
| | shifting left by 2 bits, unsigned exter | nding it to 32 bits, and |
| | compulsively clearing the two lowest bits | s. The load range of LRW |
| | instruction is the whole address space of | 4GB. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | Access error exception, TLB unreco | overable exception, TLB |
| | mismatch exception, and TLB read invali | d exception |
| | | |
| 16-bit | | |
| instruction1 | | |
| Operation: | Load word from storage to register | |
| Operation. | $RZ \leftarrow zero_extend(MEM[(PC + zero_extend))$ | and(offset < 2)) & |
| | $(\Sigma \leftarrow 2elo_extend(M \perp M[(PC + 2elo_extend)))$ | α |
| Grammar: | Irw16 rz, label | |
| Grannar. | Irw16 rz, imm32 | |
| | | |
| | | |

C-Sky Confidential



| Description: | Load the word in the place where label is located or 32-bit | | | | | |
|---------------------|--|--|--|--|--|--|
| | immediate operand (IMM32) to destination register RZ. The | | | | | |
| | storage address is gained by adding PC to the 8-bit relative offset | | | | | |
| | shifting left by 2 bits, unsigned extending it to 32 bits, and | | | | | |
| | compulsively clearing the two lowest bits. The load range of LRW | | | | | |
| | instruction is the whole address space of 4GB. | | | | | |
| | Attention: The relative offset is equal to the binary code {1, ~{IMM2, | | | | | |
| | IMM5}}. | | | | | |
| Influence on | No influence | | | | | |
| flag bit: | | | | | | |
| Restriction: | The range of register is r0-r7; the range of relative offset is | | | | | |
| | 0x80-0xfe. | | | | | |
| Exception: | Access error exception, TLB unrecoverable exception, TLB | | | | | |
| | mismatch exception, and TLB read invalid exception | | | | | |
| Instruction | | | | | | |

format:

1514 1110 9 8 7 5 4 0

| 0 | 0 | 0 | 0 | 0 | 0 | IMM2 | RZ | IMM5 |
|---|---|---|---|---|---|------|----|------|
|---|---|---|---|---|---|------|----|------|

16-bit

| instruction2 | | | | | | | |
|--------------|---|--|--|--|--|--|--|
| Operation: | Load word from storage to register | | | | | | |
| | RZ ← zero_extend(MEM[(PC + zero_extend(offset << 2)) & | | | | | | |
| | Oxffffffc]) | | | | | | |
| Grammar: | lrw16 rz, label | | | | | | |
| | lrw16 rz, imm32 | | | | | | |
| Description: | Load the word in the place where label is located or 32-bit | | | | | | |
| | immediate operand (IMM32) to destination register RZ. The | | | | | | |
| | storage address is gained by adding PC to the 8-bit relative offset | | | | | | |
| | shifting left by 2 bits, unsigned extending it to 32 bits, and | | | | | | |
| | compulsively clearing the two lowest bits. The load range of LRW | | | | | | |
| | instruction is the whole address space of 4GB. | | | | | | |
| | Attention: The relative offset is equal to the binary code {0, {IMM2, | | | | | | |
| | IMM5}}. | | | | | | |
| Influence on | No influence | | | | | | |

C-Sky Confidential



flag bit:

| Restriction: | The range of register is r0-r7; the range of relative offset is |
|--------------|---|
| | 0x0-0x7f. |
| Exception: | Access error exception, TLB unrecoverable exception, TLB |
| | mismatch exception, and TLB read invalid exception |
| Instruction | |
| format: | |

| 15 | 14 | | | 11 | 10 | 9 | 8 | 7 | ļ | 5 | 4 | | 0 | |
|----|----|---|---|----|----|----|----|---|----|---|---|------|---|--|
| 0 | 0 | 0 | 1 | 0 | 0 | IM | M2 | | RZ | | | IMM5 | | |

32-bit

| instruction | |
|---------------|--|
| Operation: | Load word from storage to register |
| | RZ ← zero_extend(MEM[(PC + zero_extend(offset << 2)) & |
| | Oxffffffc]) |
| Grammar: | Irw32 rz, label |
| | Irw32 rz, imm32 |
| Description: | Load the word in the place where label is located or 32-bit |
| | immediate operand (IMM32) to destination register RZ. The |
| | storage address is gained by adding PC to the 16-bit relative offset |
| | shifting left by 2 bits, unsigned extending it to 32 bits, and |
| | compulsively clearing the two lowest bits. The load range of LRW |
| | instruction is the whole address space of 4GB. |
| Influence on | No influence |
| flag bit: | |
| Exception: | Access error exception, TLB unrecoverable exception, TLB |
| | mismatch exception, and TLB read invalid exception |
| Instruction | |
| format: | |
| | |
| 31 30 26 25 | 2120 1615 0 |
| 1 1 1 0 1 0 1 | 0 1 0 0 RZ Offset |
| | |
| | |

C-Sky Confidential



LSL – Logical shift left

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | |
|----------------|--------------------|-------------------------------------|--|--|--|--|--|--|--|
| lsl rz, rx | RZ ← RZ << RX[5:0] | Compiled into corresponding | | | | | | | |
| | | 16-bit or 32-bit instructions | | | | | | | |
| | | according to the range of register. | | | | | | | |
| | | if (x<16) and (z<16), then | | | | | | | |
| | | lsl16 rz, rx; | | | | | | | |
| | | else | | | | | | | |
| | | lsl32 rz, rz, rx; | | | | | | | |
| lsl rz, rx, ry | RZ ← RX << RY[5:0] | Compiled into corresponding | | | | | | | |
| | | 16-bit or 32-bit instructions | | | | | | | |
| | | according to the range of register. | | | | | | | |
| | | if (x==z) and (y<16) and (z<16), | | | | | | | |
| | | then | | | | | | | |
| | | lsl16 rz, ry | | | | | | | |
| | | else | | | | | | | |
| | | lsl32 rz, rx, ry | | | | | | | |

Description: For IsI rz, rx, perform a logical left shift on RZ value (the original value shifts left and 0 will shift to the right side), and save the result in RZ; the range of left shift is decided by the value of six low bits of RX (RX[5:0]). If the value of RX[5:0] is greater than 31, RZ will be cleared;

For IsI rz, rx, ry, perform a logical left shift on RX value (the original value shifts left and 0 will shift to the right side), and save the result in RZ; the range of left shift is decided by the value of six low bits of RY (RY[5:0]). If the value of RY[5:0] is greater than 31, RZ will be cleared.

Influence on No influence

flag bit:

Exception:

None

C-Sky Confidential



| 16-bit | |
|---------------------|--|
| instruction | |
| Operation: | $RZ \leftarrow RZ \iff RX[5:0]$ |
| Grammar: | lsl16 rz, rx |
| Description: | Perform a logical left shift on RZ value (the original value shifts left |
| | and 0 will shift to the right side), and save the result in RZ; the |
| | range of left shift is decided by the value of six low bits of RX |
| | (RX[5:0]). If the value of RX[5:0] is greater than 31, RZ will be |
| | cleared. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r15. |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 10.9 | 6.5 2.1.0 |

| 1514 | | 10 | 9 | 6 | 5 | 2 | 1 0 |
|------|-----|-----|----|---|----|---|-----|
| 0 1 | 1 1 | 0 0 | RZ | | RX | | 00 |

| 32-bit | | | | | | | | | | | | |
|--------------|--|---|--|--|--|--|--|--|--|--|--|--|
| instruction | | | | | | | | | | | | |
| Operation: | $RZ \leftarrow RX \ll RY[5:0]$ | | | | | | | | | | | |
| Grammar: | Isl32 rz, rx, ry | | | | | | | | | | | |
| Description: | Perform a logical left shift on RX value (the original value shifts | | | | | | | | | | | |
| | left and 0 will shift to the right side), and save the result in RZ; the | | | | | | | | | | | |
| | range of left shift is decided by the value of six low bits of RY | | | | | | | | | | | |
| | (RY[5:0]). If the value of RY[5:0] is greater than 31, RZ will be | | | | | | | | | | | |
| | cleared. | | | | | | | | | | | |
| Influence on | No influence | | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | |
| Exception: | None | | | | | | | | | | | |
| Instruction | | | | | | | | | | | | |
| format: | | | | | | | | | | | | |
| 3130 262 | 5 2120 1615 109 54 0 |) | | | | | | | | | | |
| 1 1 0 0 0 1 | RY RX 0 1 0 0 0 0 0 0 0 0 0 1 RZ | | | | | | | | | | | |
| | C-Sky Confidential | | | | | | | | | | | |



LSLC – Logical shift left immediate to C

| Unified | | |
|--------------------|---|-----------------------------------|
| instruction | | |
| Grammar | Operation | Compiling result |
| lslc rz, rx, | $RZ \leftarrow RX \prec OIMM5, C \leftarrow RX$ [32 | Only 32-bit instructions |
| oimm5 | – OIMM5] | exist. |
| | | lslc32 rz, rx, oimm5 |
| Description: | Perform a logical left shift on RX v | alue (the original value shifts |
| | left and 0 will shift to the right side), | save the end bit shifting out in |
| | condition bit C, and save the shifting | g result in RZ; the range of left |
| | shift is decided by the value of 5 | -bit immediate operand with |
| | offset 1 (OIMM5). If the value of OI | MM5 is equal to 32, then the |
| | condition bit C is the lowest bit of R | X and RZ will be cleared. |
| Influence on flag | $C \leftarrow RX[32 - OIMM5]$ | |
| bit: | | |
| Restriction: | The range of immediate operand is | 1-32. |
| Exception: | None | |
| | | |
| 32-bit instruction | | |
| Operation: | $RZ \leftarrow RX \iff OIMM5, C \leftarrow RX[32 -$ | OIMM51 |
| Grammar: | Islc32 rz, rx, oimm5 | |
| Description: | Perform a logical left shift on RX v | alue (the original value shifts |
| | left and 0 will shift to the right side) | |
| | in condition bit C, and save the shif | - |
| | left shift is decided by the value of | |
| | offset 1 (OIMM5). If the value of OI | |
| | condition bit C is the lowest bit of R | X and RZ will be cleared. |
| | Attention: The binary operand IMM5 | 5 is equal to OIMM5 – 1. |
| Influence on flag | $C \leftarrow RX[32 - OIMM5]$ | |
| bit: | | |
| Restriction: | The range of immediate operand is | 1-32. |
| Exception: | None | |
| Instruction | | |

C-Sky Confidential



format:

| 31 | 30 |) | | | 26 | 25 | | 2120 | | 16 | 15 | | | | 10 |)9 | | | | 5 | 4 | | 0 |
|----|----|---|---|---|----|----|------|------|----|----|----|-----|---|---|----|----|---|---|---|---|---|----|---|
| 1 | 1 | 0 | 0 | 0 | 1 | | IMM5 | | RX | | 0 | 1 C | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | | RZ | |

IMM5 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM5, the shifting value OIMM5 requires offset 1.

00000 - shift by 1 bit

00001 - shift by 2 bits

.

11111 - shift by 32 bits

C-Sky Confidential



LSLI – Logical shift left immediate

Unified

instruction

| Grammar | Operation | Compiling result |
|---------------------|------------------------------------|---|
| lsli rz, rx, | $RZ \leftarrow RX \prec IMM5$ | Compiled into corresponding |
| imm5 | | 16-bit or 32-bit instructions |
| | | according to the range of register. |
| | | if (x<8) and (z<8), then |
| | | lsli16 rz, rx, imm5 |
| | | else |
| | | lsli32 rz, rx, imm5 |
| Description: | Perform a logical left shift on R | X value (the original value shifts left |
| | and 0 will shift to the right sid | e), and save the result in RZ; the |
| | range of left shift is decided | by the value of 5-bit immediate |
| | operand (IMM5). If the value o | of IMM5 is equal to zero, RZ value |
| | remains unchanged. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of immediate operan | d is 1-31. |
| Exception: | None | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow RX << IMM5$ | |
| Grammar: | lsli16 rz, rx, imm5 | |
| Description: | Perform a logical left shift on R2 | X value (the original value shifts left |
| | and 0 will shift to the right sid | le), and save the result in RZ; the |
| | range of left shift is decided | by the value of 5-bit immediate |
| | operand (IMM5). If the value of | of IMM5 is equal to zero, RZ value |
| | remains unchanged. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of register is r0-r7; | |

C-Sky Confidential



The range of immediate operand is 1-31.

Exception: None

Instruction

format:

| 15 | 1514 | | | 11 | 10 | 8 | 7 | 5 | 4 | | 0 |
|----|------|---|---|----|----|----------|---|---|---|------|---|
| 0 | 1 | 0 | 0 | 0 | RX | <u> </u> | R | Z | | IMM5 | |

| instruction | |
|--------------|--|
| Operation: | $RZ \leftarrow RX << IMM5$ |
| Grammar: | Isli32 rz, rx, imm5 |
| Description: | Perform a logical left shift on RX value (the original value shifts |
| | left and 0 will shift to the right side), and save the result in RZ; the |
| | range of left shift is decided by the value of 5-bit immediate |
| | operand (IMM5). If the value of IMM5 is equal to zero, RZ value is |
| | the same with RX value. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of immediate operand is 1-31. |
| Exception: | None |
| Instruction | |
| format: | |
| 3130 262 | 5 2120 16 ¹⁵ 109 54 0 |
| 1 1 0 0 0 1 | IMM5 RX 010010 00001 RZ |
| | |

C-Sky Confidential



LSR – Logical shift right

Unified

instruction

| Grammar | Operation | Compiling result |
|----------------|-------------------------------------|-------------------------------------|
| lsr rz, rx | $RZ \leftarrow RZ \implies RX[5:0]$ | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of register. |
| | | if (z<16) and (x<16), then |
| | | lsr16 rz, rx; |
| | | else |
| | | lsr32 rz, rz, rx; |
| lsr rz, rx, ry | $RZ \leftarrow RX >> RY[5:0]$ | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of register. |
| | | if (x==z) and (z<16) and (y<16), |
| | | then |
| | | lsr16 rz, ry; |
| | | else |
| | | lsr32 rz, rx, ry; |

Description: For lsr rz, rx, perform a logical right shift on RZ value (the original value shifts right and 0 will shift to the left side), and save the result in RZ; the range of right shift is decided by the value of six low bits of RX (RX[5:0]). If the value of RX[5:0] is greater than 31, RZ will be cleared;

For Isr rz, rx, ry, perform a logical right shift on RX value (the original value shifts right and 0 will shift to the left side), and save the result in RZ; the range of right shift is decided by the value of six low bits of RY (RY[5:0]). If the value of RY[5:0] is greater than 31, RZ will be cleared.

Influence on No influence

flag bit:

None

Exception:

C-Sky Confidential



| 16-bit | |
|---------------------|--|
| instruction | |
| Operation: | $RZ \leftarrow RZ >> RX[5:0]$ |
| Grammar: | lsr16 rz, rx |
| Description: | Perform a logical right shift on RZ value (the original value shifts |
| | right and 0 will shift to the left side), and save the result in RZ; the |
| | range of right shift is decided by the value of six low bits of RX |
| | (RX[5:0]). If the value of RX[5:0] is greater than 31, RZ will be |
| | cleared. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r15. |
| Exception: | None |
| Instruction | |
| format: | |
| 151/ 10.0 | 6.5 2.1.0 |

| 1514 | 1 | 09 | 65 | 2 | 1 0 |
|------|------|----|----|----|-----|
| 0 1 | 1100 | RZ | | RX | 01 |

| 32-bit | |
|--------------|---|
| instruction | |
| Operation: | RZ ← RX >> RY[5:0] |
| Grammar: | lsr32 rz, rx, ry |
| Description: | Perform a logical rig <mark>ht sh</mark> ift on RX value (the original value shifts |
| | right and 0 will shift to the left side), and save the result in RZ; the |
| | range of right shift is decided by the value of six low bits of RY |
| | (RY[5:0]). If the value of RY[5:0] is greater than 31, RZ will be |
| | cleared. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| 3130 262 | 5 2120 1615 109 54 0 |
| 1 1 0 0 0 1 | RY RX 010000 00010 RZ |
| | C-Sky Confidential |



LSRC – Logical shift right immediate to C

Unified instruction Grammar Operation **Compiling result** $RZ \leftarrow RX >> OIMM5$, Only 32-bit instructions lsrc rz, rx, oimm5 $C \leftarrow RX[OIMM5 - 1]$ exist. lsrc32 rz, rx, oimm5 Perform a logical right shift on RX value (the original value shifts **Description:** right and 0 will shift to the left side), save the end bit shifting out in condition bit C, and save the shifting result in RZ; the range of right shift is decided by the value of 5-bit immediate operand with offset 1 (OIMM5). If the value of OIMM5 is equal to 32, then the condition bit C is the highest bit of RX and RZ will be cleared. Influence on flag $C \leftarrow RX[OIMM5 - 1]$ bit: **Restriction:** The range of immediate operand is 1-32. **Exception:** None 32-bit instruction **Operation:** $RZ \leftarrow RX >> OIMM5, C \leftarrow RX[OIMM5 - 1]$ Grammar: lsrc32 rz, rx, oimm5 **Description:** Perform a logical right shift on RX value (the original value shifts right and 0 will shift to the left side), save the end bit shifting out in condition bit C, and save the shifting result in RZ; the range of right shift is decided by the value of 5-bit immediate operand with offset 1 (OIMM5). If the value of OIMM5 is equal to 32, then the condition bit C is the highest bit of RX and RZ will be cleared. Attention: The binary operand IMM5 is equal to OIMM5 - 1. **Influence** on $C \leftarrow RX[OIMM5 - 1]$ flag bit: **Restriction:** The range of immediate operand is 1-32. Exception: None

C-Sky Confidential



Instruction

format:

| 3130 | 26 | 25 21 | 20 16 | 615 | 10 |)9 5 | 4 | 0 |
|---------|----|-------|-------|------|-----|-------|----|---|
| 1 1 0 0 | 01 | IMM5 | RX | 0100 | 1 1 | 00010 | RZ | |

IMM5 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM5, the shifting value OIMM5 requires offset 1.

00000 - shift by 1 bit

00001 - shift by 2 bits

.

11111 - shift by 32 bits

C-Sky Confidential



LSRI – Logical shift right immediate

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|------------------------------------|---|
| lsri rz, rx, | $RZ \leftarrow RX >> IMM5$ | Compiled into corresponding 16-bit |
| imm5 | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (x<8) and (z<8), then |
| | | lsri16 rz, rx, imm5 |
| | | else |
| | | lsri32 rz, rx, imm5 |
| Description: | Perform a logical right shift o | on RX value (the original value shifts |
| | right and 0 will shift to the left | t side), and save the result in RZ; the |
| | range of right shift is decid | ed by the value of 5-bit immediate |
| | operand (IMM5). If the value | of IMM5 is equal to zero, RZ value |
| | remains unchanged or is the | same with RX value. |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of immediate operation | and is 0-31. |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | RZ ← RX >> IMM5 | |
| Grammar: | lsri16 rz, rx, imm5 | |
| Description: | Perform a logical right shift of | on RX value (the original value shifts |
| | right and 0 will shift to the lef | t side), and save the result in RZ; the |
| | range of right shift is decid | ed by the value of 5-bit immediate |
| | operand (IMM5). If the value | of IMM5 is equal to zero, RZ value |
| | remains unchanged. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | 5 5 | ; the range of immediate operand is |
| | 1-31. | |

C-Sky Confidential



| Exception | on: | Nor | ne | | | |
|-----------|-------|-----|-----|---|------|---|
| Instruct | ion | | | | | |
| format: | | | | | | |
| 1514 | 11 10 | 8 | 7 5 | 4 | | 0 |
| 0 1 0 | 0 1 | RX | RZ | | IMM5 | |

| 32-bit | |
|---------------------|--|
| instruction | |
| Operation: | $RZ \leftarrow RX >> IMM5$ |
| Grammar: | lsri32 rz, rx, imm5 |
| Description: | Perform a logical right shift on RX value (the original value shifts |
| | right and 0 will shift to the left side), and save the result in RZ; the |
| | range of right shift is decided by the value of 5-bit immediate |
| | operand (IMM5). If the value of IMM5 is equal to zero, RZ value is |
| | the same with RX value. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of immediate operand is 0-31. |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 3130 | 26 | 25 21 | 20 | 16 | 15 | 10 | 09 | 5 | 4 | 0 |
|-------|-----|-------|----|----|------|----|-----|----|----|---|
| 1 1 0 | 001 | IMM5 | RX | | 0100 | 10 | 000 | 10 | RZ | |

C-Sky Confidential



MFCR – Read transfer from control register

Unified

instruction

| Grammar | Operation | Compiling result |
|--|---|--|
| mfcr rz, cr <x,< td=""><td>Transfer contents in control</td><td>Only 32-bit instructions</td></x,<> | Transfer contents in control | Only 32-bit instructions |
| sel> | register to general-purpose | exist. |
| | register | mfcr32 rz, cr <x, sel=""></x,> |
| | $RZ \leftarrow CR < X$, sel> | |
| Attribute: | Privileged instruction | |
| Description: | Transfer contents in control | register CR <x, sel=""> to</x,> |
| | general-purpose register RZ. | |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | Privilege violation exception | |
| | | |
| | | |
| 32-bit | | |
| | | |
| instruction | | |
| instruction Operation: | Transfer contents in control register | to general-purpose register |
| | Transfer contents in control register $RZ \leftarrow CR < X$, sel> | to general-purpose register |
| | | to general-purpose register |
| Operation: | $RZ \leftarrow CR < X$, sel> | to general-purpose register |
| Operation: Grammar: | $RZ \leftarrow CR < X$, sel> mfcr32 rz, cr <x, sel=""></x,> | to general-purpose register register CR <x, sel=""> to</x,> |
| Operation: Grammar: Attribute: | $RZ \leftarrow CR < X$, sel> mfcr32 rz, cr <x, sel=""> Privileged instruction</x,> | |
| Operation: Grammar: Attribute: | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | |
| Operation: Grammar: Attribute: Description: | $\label{eq:relation} \begin{array}{llllllllllllllllllllllllllllllllllll$ | |
| Operation: Grammar: Attribute: Description: Influence on flag | $\label{eq:relation} \begin{array}{llllllllllllllllllllllllllllllllllll$ | |
| Operation: Grammar: Attribute: Description: Influence on flag bit: | $RZ \leftarrow CR < X$, sel> mfcr32 rz, cr <x, sel=""> Privileged instruction Transfer contents in control general-purpose register RZ. No influence</x,> | |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: | $RZ \leftarrow CR < X$, sel> mfcr32 rz, cr <x, sel=""> Privileged instruction Transfer contents in control general-purpose register RZ. No influence</x,> | |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: Instruction | $RZ \leftarrow CR < X$, sel> mfcr32 rz, cr <x, sel=""> Privileged instruction Transfer contents in control general-purpose register RZ. No influence</x,> | |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: Instruction | $RZ \leftarrow CR < X$, sel> mfcr32 rz, cr <x, sel=""> Privileged instruction Transfer contents in control general-purpose register RZ. No influence</x,> | |

C-Sky Confidential



MOV – Move#

Unified

instruction

| Grammar | Operation | Compiling result | | | | |
|--------------|--|------------------------------------|--|--|--|--|
| mov rz, rx | $RZ \leftarrow RX$ | Always compiled into 16-bit | | | | |
| | | instruction. | | | | |
| | | mov16 rz, rx | | | | |
| Description: | Copy the value in RX to destination register RZ. | | | | | |
| Influence on | No influence | | | | | |
| flag bit: | | | | | | |
| Exception: | None | | | | | |
| | | | | | | |
| 16-bit | | | | | | |
| instruction | | | | | | |
| Operation: | $RZ \leftarrow RX$ | | | | | |
| Grammar: | mov16 rz, rx | | | | | |
| Description: | Copy the value in RX to destination | n register RZ. | | | | |
| | Attention: The register index range of this instruction is r0-r31. | | | | | |
| Influence on | No influence | | | | | |
| flag bit: | | | | | | |
| Exception: | None | | | | | |
| Instruction | | | | | | |
| format: | | | | | | |
| 1514 10 | 9 65 210 | | | | | |
| 0 1 1 0 1 1 | RZ RX 1 1 | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| 32-bit | | | | | | |
| instruction | | | | | | |
| Operation: | $RZ \leftarrow RX$ | | | | | |
| Grammar: | mov32 rz, rx | | | | | |
| Description: | Copy the value in RX to destination | register RZ. | | | | |
| | Attention: This instruction is the pse | eudo instruction of Isli32 rz, rx, | | | | |
| | 0x0. | | | | | |
| | C Clay Confident | ial | | | | |

C-Sky Confidential



0

| Influence on | No influence | | | | |
|--------------|--------------|----|--------|-------|----|
| flag bit: | | | | | |
| Exception: | None | | | | |
| Instruction | | | | | |
| format: | | | | | |
| 3130 262 | 25 2 1 | 16 | 15 10 | 9 5 | 4 |
| 1 1 0 0 0 1 | 00000 | RX | 010010 | 00001 | RZ |

C-Sky Confidential



MOVF - C=0 move#

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|---|----------------------------------|
| movf rz, rx | if C==0, then | Only 32-bit instructions |
| | $RZ \leftarrow RX;$ | exist. |
| | else | movf32 rz, rx |
| | $RZ \leftarrow RZ;$ | |
| Description: | If C is 0, copy the value of RX to dest | ination register RZ. Otherwise, |
| | keep the value of RZ unchanged. | |
| | Attention: This instruction is the pse | udo instruction of incf rz, rx, |
| | 0x0. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | if C==0, then | |
| | $RZ \leftarrow RX;$ | |
| | else | |
| | $RZ \leftarrow RZ;$ | |
| Grammar: | movf32 rz, rx | |
| Description: | If C is 0, copy the value of RX to dest | ination register RZ. Otherwise, |
| | keep the value of RZ unchanged. | |
| | Attention: This instruction is the pseu | do instruction of incf32 rz, rx, |
| | 0x0. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| | | |

C-Sky Confidential



| 31 | 13 | 80 | | | | 26 | 525 | | 21 | 20 | | 16 | 515 | | | | | 1(|)9 | | | | 5 | 4 | | | | 0 | |
|----|----|----|---|---|---|----|-----|----|----|----|----|----|-----|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|---|
| 1 | | 1 | 0 | 0 | 0 | 1 | | RZ | | | RX | | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |] |

C-Sky Confidential



MOVI – Move immediate

Unified

instruction

| Grammar | Operation | Compiling result |
|------------------------------------|---|-------------------------------------|
| movi16 rz, imm16 | $RZ \leftarrow zero_extend(IMM16);$ | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of |
| | | immediate operand and register. |
| | | if (imm16<256) and (z<7), then |
| | | movi16 rz, imm8; |
| | | else |
| | | movi32 rz, imm16; |
| Description: | Zero-extend the 16-bit immedia | te operand to 32 bits, and transfer |
| | it to destination register RZ. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of immediate operan | d is 0x0-0xFFFF. |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow zero_extend(IMM8);$ | |
| Grammar: | movi16 rz, imm8 | |
| Description: | Zero-extend the 8-bit immediate | e operand to 32 bits, and transfer |
| | | |
| | it to destination register RZ. | |
| Influence on flag | it to destination register RZ. No influence | |
| Influence on flag bit: | - | |
| - | No influence The range of register is r0-r7; the range of range of register is r0-r7; the range of r0-r7; the range of range o | ne range of immediate operand is |
| bit: | No influence | ne range of immediate operand is |
| bit: | No influence The range of register is r0-r7; the range of range of register is r0-r7; the range of r0-r7; the range of range o | ne range of immediate operand is |
| bit: Restriction: | No influence The range of register is r0-r7; th 0-255. | ne range of immediate operand is |
| bit: Restriction: Exception: | No influence The range of register is r0-r7; th 0-255. None 8 7 0 | ne range of immediate operand is |

32-bit

C-Sky Confidential



| $RZ \leftarrow zero_extend(IMM16);$ | | | | | |
|---|---|--|--|--|--|
| movi32 rz, imm16 | | | | | |
| Zero-extend the 16-bit immediate operand to 32 bits, and transfer | | | | | |
| it to destination register RZ. | | | | | |
| Influence on flag No influence | | | | | |
| | | | | | |
| Restriction: The range of immediate operand is 0x0-0xFFFF. | | | | | |
| None | | | | | |
| 2120 16 15 | 0 | | | | |
| 0 0 0 0 RZ IMM16 | | | | | |
| | movi32 rz, imm16 Zero-extend the 16-bit immediate operand to 32 bits, and transfe it to destination register RZ. No influence The range of immediate operand is 0x0-0xFFFF. None 2120 16 15 | | | | |

C-Sky Confidential



MOVIH – Move immediate high

Unified

instruction

| Instruction | l | [] | | | | |
|---------------------|--|------------------------------|--|--|--|--|
| Grammar | Operation | Compiling result | | | | |
| movih rz, imm16 | $RZ \leftarrow zero_extend(IMM16) << 16$ | Only 32-bit instructions | | | | |
| | | exist. | | | | |
| | | movih32 rz, imm16 | | | | |
| Description: | Zero-extend the 16-bit immediate oper | and to 32 bits, perform a | | | | |
| | logical left shift by 16 bits, and transfe | r the result to destination | | | | |
| | register RZ. | | | | | |
| | This instruction can generate any 32-b | pit immediate operand by | | | | |
| | cooperating with ori rz, rz, imm16 inst | ruction. | | | | |
| Influence on flag | No influence | | | | | |
| bit: | | | | | | |
| Restriction: | The range of immediate operand is 0x0 | -0xFFFF. | | | | |
| Exception: | None | | | | | |
| | | | | | | |
| | | | | | | |
| 32-bit | | | | | | |
| instruction | | | | | | |
| Operation: | $RZ \leftarrow zero_extend(IMM16) << 16$ | | | | | |
| Grammar: | movih32 rz, imm16 | | | | | |
| Description: | Zero-extend the 16-bit immediate operand to 32 bits, perform a | | | | | |
| | logical left shift by 16 bits, and transfe | er the result to destination | | | | |
| | register RZ. | | | | | |
| | This instruction can generate any 32- | bit immediate operand by | | | | |
| | cooperating with ori32 rz, rz, imm16 ir | nstruction. | | | | |
| Influence on | No influence | | | | | |
| flag bit: | | | | | | |
| Restriction: | The range of immediate operand is 0x0 | -0xFFFF. | | | | |
| Exception: | None | | | | | |
| Instruction | | | | | | |
| format: | | | | | | |
| | | | | | | |

C-Sky Confidential



| 31 | 30 | 0 | | | | 26 | 625 | | | | | 21 | 20 | 16 | 15 | 0 |
|----|----|---|---|---|---|----|-----|---|---|---|---|----|----|----|-------|---|
| 1 | | 1 | 1 | 0 | 1 | 0 | 1 | 0 | (| 0 | 0 | 1 | RZ | | IMM16 | |

C-Sky Confidential



MOVT – C=1 move#

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|--|------------------------------|
| movt rz, rx | if C==1, then | Only 32-bit instructions |
| | $RZ \leftarrow RX;$ | exist. |
| | else | movt32 rz, rx |
| | $RZ \leftarrow RZ;$ | |
| Description: | If C is 1, copy the value of RX to destinati | on register RZ. Otherwise, |
| | keep the value of RZ unchanged. | |
| | Attention: This instruction is the pseudo | instruction of inct rz, rx, |
| | 0x0. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | if C==1, then | |
| | $RZ \leftarrow RX;$ | |
| | else | |
| _ | $RZ \leftarrow RZ;$ | |
| Grammar: | movt32 rz, rx | |
| Description: | If C is 1, copy the value of RX to destinati | on register RZ. Otherwise, |
| | keep the value of RZ unchanged. | |
| | Attention: This instruction is the pseudo in | nstruction of inct32 rz, rx, |
| | 0x0. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| | | |

C-Sky Confidential



| 3 | 1: | 30 | | | | 2 | 262 | 25 | | | 21 | 20 | | 16 | 515 | | | | | 1(|)9 | | | | 5 | 4 | | | | 0 | |
|---|----|----|---|---|---|---|-----|----|---|----|----|----|----|----|-----|---|---|---|---|----|----|---|---|---|---|---|---|---|---|---|--|
| 1 | I | 1 | 0 | 0 | 0 | 1 | | | F | ٦Z | | | RX | | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |

C-Sky Confidential



MTCR – Write transfer to control register

Unified

instruction

| Grammar | Operation | Compiling result |
|---|--|--|
| mtcr rx, cr <z,< td=""><td>Transfer contents in general-purpose</td><td>Only 32-bit instructions</td></z,<> | Transfer contents in general-purpose | Only 32-bit instructions |
| sel> | register to control register | exist. |
| | $CR, sel> \leftarrow RX$ | mtcr32 rx, cr <z, sel=""></z,> |
| Attribute: | Privileged instruction | |
| Description: | Transfer contents in general-purpose | e register RX to control |
| | register CR <z, sel="">.</z,> | |
| Influence on flag | If the target control register is not PSI | R, this instruction will not |
| bit: | affect the flag bit. | |
| Exception: | Privilege violation exception | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| instruction | Transfor contents in general purpose re | aistor to control registor |
| instruction Operation: | Transfer contents in general-purpose re | egister to control register |
| Operation: | $CR, sel> \leftarrow RX$ | egister to control register |
| Operation: Grammar: | $CR, sel> \leftarrow RXmtcr32 rx, cr$ | egister to control register |
| Operation: Grammar: Attribute: | $CR, sel> \leftarrow RXmtcr32 rx, crPrivileged instruction$ | |
| Operation: Grammar: | $CR, sel> \leftarrow RXmtcr32 rx, crPrivileged instructionTransfer contents in general-purpose$ | |
| Operation: Grammar: Attribute: Description: | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>.</z,> | e register RX to control |
| Operation: Grammar: Attribute: Description: Influence on flag | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>. If the target control register is not PSI</z,> | e register RX to control |
| Operation: Grammar: Attribute: Description: Influence on flag bit: | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>. If the target control register is not PSI affect the flag bit.</z,> | e register RX to control |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>. If the target control register is not PSI</z,> | e register RX to control |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: Instruction | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>. If the target control register is not PSI affect the flag bit.</z,> | e register RX to control |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>. If the target control register is not PSI affect the flag bit.</z,> | e register RX to control |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: Instruction format: | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>. If the target control register is not PSI affect the flag bit. Privilege violation exception</z,> | e register RX to control R, this instruction will not |
| Operation: Grammar: Attribute: Description: Influence on flag bit: Exception: Instruction | $CR, sel> \leftarrow RXmtcr32 rx, crsel>$ Privileged instruction Transfer contents in general-purpose register CR <z, <math="">sel>. If the target control register is not PSI affect the flag bit.</z,> | e register RX to control R, this instruction will not |

C-Sky Confidential



MULT – Multiply

Unified

instruction

| C | Operation | |
|-----------------|-------------------------------------|--------------------------------------|
| Grammar | Operation | Compiling result |
| mult rz, rx | Multiply two numbers, and put | Compiled into corresponding |
| | the 32 low bits of the result in | 16-bit or 32-bit instructions |
| | general-purpose register | according to the range of |
| | $RZ \leftarrow RX \times RZ$ | register. |
| | | if (x<16) and (z<16), then |
| | | mult16 rz, rx; |
| | | else |
| | | mult32 rz, rz, rx; |
| mult rz, rx, ry | Multiply two numbers, and put | Compiled into corresponding |
| | the 32 low bits of the result in | 16-bit or 32-bit instructions |
| | general-purpose register | according to the range of |
| | $RZ \leftarrow RX \times RY$ | register. |
| | | if (y==z) and (x<16)and (z<16), |
| | | then |
| | | mult16 rz, rx; |
| | | else |
| | | mult32 rz, rx, ry; |
| Description: | Multiply the contents of two source | ce registers, put the 32 low bits of |
| | the result in destination register, | and abandon the 32 high bits of |
| | the result. The result is the sam | ne no matter whether the source |
| | operand is considered as signed | number or unsigned number. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | Multiply two numbers, and put | the 32 low bits of the result in |
| | general-purpose register | |
| | $RZ \leftarrow RX \times RZ$ | |
| | | |

C-Sky Confidential



| Grammar: | mult16 rz, rx |
|---------------------|---|
| Description: | Multiply the contents of general-purpose register RX and RZ, put |
| | the 32 low bits of the result in general-purpose register RZ, and |
| | abandon the 32 high bits of the result. The result is the same no |
| | matter whether the source operand is considered as signed |
| | number or unsigned number. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r15. |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 10 | 9 6 5 2 1 0 |
| | |
| 0 1 1 1 1 1 | RZ RX 00 |
| 32-bit | |
| instruction | |
| Operation: | Multiply two numbers, and put the 32 low bits of the result in |
| | general-purpose register |
| | $RZ \leftarrow RX \times RY$ |
| Grammar: | mult32 rz, rx, ry |
| Description: | Multiply the contents of general-purpose register RX and RY, put |
| | the 32 low bits of the result in general-purpose register RZ, and |
| | abandon the 32 high bits of the result. The result is the same no |
| | matter whether the source operand is considered as signed |
| | number or unsigned number. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |
| 3130 2625 | 2120 1615 109 54 0 |
| 1 1 0 0 0 1 | RY RX 100001 00001 RZ |
| | |
| | |
| | |

C-Sky Confidential



MVC – C bit move

Unified

| instruction | | |
|--------------|---------------------------------|---------------------------------------|
| Grammar | Operation | Compiling result |
| mvc rz | $RZ \leftarrow C$ | Only 32-bit instructions exist. |
| | | mvc32 rz; |
| Description: | Transfer the condition bit C to | the lowest bit of RZ, and clear other |
| | bits of RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow C$ | |
| Grammar: | mvc32 rz | |
| Description: | Transfer the condition bit C to | the lowest bit of RZ, and clear other |
| | bits of RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| 3130 262 | 25 21 20 16 15 | 10 9 54 0 |
| 1 1 0 0 0 1 | 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 1 0 1 0 0 0 RZ |
| 1110001 | | |

C-Sky Confidential



MVCV – C bit reverse move

| rammar | Operation | Compiling result |
|-------------|-----------------------------------|------------------------------------|
| IVCV rz | RZ ← (!C) | mvcv16 rz; |
| escription: | Transfer the condition bit C to t | he lowest bit of RZ after negation |
| | and clear other bits of RZ. | |
| nfluence on | No influence | |
| ag bit: | | |
| xception: | None | |
| | | |
| | | |
| 6-bit | | |
| nstruction | | |
| peration: | $RZ \leftarrow (!C)$ | |
| rammar: | mvcv16 rz | |
| escription: | | he lowest bit of RZ after negatior |
| | and clear other bits of RZ. | |
| nfluence on | No influence | |
| ag bit: | | |
| estriction: | The range of register is r0-r15. | |
| xception: | None | |
| nstruction | | |
| ormat: | | |
| | | |
| | | |
| 514 1 | 09 65 210 | |
| 0 1 1 0 0 1 | RZ 000011 | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | C-Sky Confide | ntial |



NIE – Interrupt nesting enable

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | | |
|-------------------|---|------------------------------------|--|--|--|--|--|--|--|--|
| nie | Store the interrupted control | Only 16-bit instructions exist. | | | | | | | | |
| | register site {EPSR, EPC} to the | nie; | | | | | | | | |
| | stack storage, then update the | | | | | | | | | |
| | stack pointer register to the top | | | | | | | | | |
| | of stack storage, and initiate | | | | | | | | | |
| | PSR.IE and PSR.EE; | | | | | | | | | |
| | $MEM[SP-4] \leftarrow EPC;$ | | | | | | | | | |
| | $MEM[SP-8] \leftarrow EPSR;$ | | | | | | | | | |
| | SP←SP-8; | | | | | | | | | |
| | $PSR(\{EE,IE\}) \gets 1$ | | | | | | | | | |
| Attribute: | Privileged instruction | | | | | | | | | |
| Description: | Store the interrupted control register site {EPSR, EPC} to the | | | | | | | | | |
| | stack storage, then update the stack pointer register to the top of | | | | | | | | | |
| | stack storage, and initiate the int | errupt and exception enable bit | | | | | | | | |
| | PSR.IE and PSR.EE. Adopt dir | ect addressing mode of stack | | | | | | | | |
| | pointer register. | | | | | | | | | |
| Influence on flag | No influence | | | | | | | | | |
| bit: | | | | | | | | | | |
| Exception: | Access error exception, unalig | ned exception and privilege | | | | | | | | |
| | violation exception | | | | | | | | | |
| | | | | | | | | | | |
| 16-bit | | | | | | | | | | |
| instruction | | | | | | | | | | |
| Operation: | Store the interrupted control reg | ister site {EPSR, EPC} to the | | | | | | | | |
| | stack storage, then update the sta | ack pointer register to the top of | | | | | | | | |
| | stack storage, and initiate PSR.IE | and PSR.EE; | | | | | | | | |
| | $MEM[SP-4] \leftarrow EPC;$ | | | | | | | | | |
| | $MEM[SP-8] \leftarrow EPSR;$ | | | | | | | | | |
| | SP←SP-8; | | | | | | | | | |
| | | | | | | | | | | |

C-Sky Confidential



| Grammar: | nie16 |
|-------------------|--|
| Attribute: | Privileged instruction |
| Description: | Store the interrupted control register site {EPSR, EPC} to the |
| | stack storage, then update the stack pointer register to the top of |
| | stack storage, and initiate the interrupt and exception enable bit |
| | PSR.IE and PSR.EE. Adopt direct addressing mode of stack |
| | pointer register. |
| Influence on flag | No influence |
| bit: | |
| | |
| Exception: | Unaligned access exception, unaligned access exception, and |
| | Unaligned access exception, unaligned access exception, and access error exception |
| | |
| Exception: | |

| 151 | 14 | | | 10 | 9 | 8 | 7 | | 5 | 4 | 0 |
|-----|-----|---|---|----|---|---|---|---|---|-----|-----|
| 0 | 0 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 0 | 000 |

C-Sky Confidential



NIR – Interrupt nesting return

Unified

instruction

| Load the interrupted control register site {EPSR, EPC} from nir;Only 16-bit instructions exist. nir;the stack storage, and then update the stack pointer register to the top of stack storage; return from interrupt $I = I = I = I = I = I = I = I = I = I =$ |
|--|
| the stack storage, and then update the stack pointer register to the top of stack storage; return from interrupt EPSR \leftarrow MEM[SP] EPC \leftarrow MEM[SP+4]; SP \leftarrow SP+8; PSR \leftarrow EPSR; |
| update the stack pointer register to the top of stack storage; return from interrupt EPSR \leftarrow MEM[SP] EPC \leftarrow MEM[SP+4]; SP \leftarrow SP+8; PSR \leftarrow EPSR; |
| to the top of stack storage; return from interrupt EPSR \leftarrow MEM[SP] EPC \leftarrow MEM[SP+4]; SP \leftarrow SP+8; PSR \leftarrow EPSR; |
| return from interrupt $EPSR \leftarrow MEM[SP]$ $EPC \leftarrow MEM[SP+4];$ $SP \leftarrow SP+8;$ $PSR \leftarrow EPSR;$ |
| $EPSR \leftarrow MEM[SP]$ $EPC \leftarrow MEM[SP+4];$ $SP \leftarrow SP+8;$ $PSR \leftarrow EPSR;$ |
| EPC←MEM[SP+4]; SP←SP+8; PSR←EPSR; |
| SP←SP+8; PSR←EPSR; |
| PSR←EPSR; |
| |
| |
| PC←EPC |
| tribute: Privileged instruction |
| scription: Load the interrupted site {EPSR, EPC} from the stack storage |
| and then update the stack pointer register to the top of stac |
| storage; restore PC value to the value in control register EPC and |
| restore PSR value to EPSR value; the instruction is executed |
| from the new PC address. Adopt direct addressing mode of stac |
| pointer register. |
| luence on flag No influence |
| : |
| ception: Access error exception, unaligned exception and privileg |
| violation exception |
| |
| -bit |
| struction |
| peration: Load the interrupted control register site {EPSR, EPC} from the |
| stack storage, and then update the stack pointer register to the |
| top of stack storage; return from interrupt |
| EPSR←MEM[SP] |
| EPC←MEM[SP+4]; |
| |

C-Sky Confidential

_



| | SP←SP+8; |
|-------------------|--|
| | PSR←EPSR; |
| | PC←EPC |
| Grammar: | nir16 |
| Attribute: | Privileged instruction |
| Description: | Load the interrupted site {EPSR, EPC} from the stack storage, |
| | and then update the stack pointer register to the top of stack |
| | storage; restore PC value to the value in control register EPC and |
| | restore PSR value to EPSR value; the instruction is executed from |
| | the new PC address. Adopt direct addressing mode of stack |
| | pointer register. |
| Influence on flag | No influence |
| bit: | |
| Exception: | Unaligned access exception, unaligned access exception, and |
| | access error exception |
| Instruction | |
| format: | |
| | |
| | |

| 15 | 14 | | | | 10 | 9 | 8 | 7 | | 5 | 4 | 0 |
|----|----|---|---|---|----|---|---|---|---|---|-----|----|
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 000 | 01 |

C-Sky Confidential



NOR – Bitwise NOT-OR

Unified

instruction

| Grammar | Operation | Compiling result |
|----------------|-------------------------------|--------------------------------------|
| nor rz, rx | $RZ \leftarrow !(RZ \mid RX)$ | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (x<16) and (z<16), then |
| | | nor16 rz, rx; |
| | | else |
| | | nor32 rz, rz, rx; |
| nor rz, rx, ry | $RZ \leftarrow !(RX RY)$ | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (y==z) and (x<16) and (z<16), |
| | | then |
| | | nor16 rz, rx |
| | | else |
| | | nor32 rz, rx, ry |
| Description: | Perform a bitwise OR of the v | values of RX and RY/RZ, then perform |
| | a bitwise NOT, and save the | result in RZ. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow !(RZ RX)$ | |
| Grammar: | nor16 rz, rx | |
| Description: | | values of RZ and RX, then perform a |
| | bitwise NOT, and save the re | sult in RZ. |
| Influence on | No influence | |
| flag bit: | | |

C-Sky Confidential



Restriction:The range of register is r0-r15.Exception:NoneInstructionInstructionformat:Instruction

| 15 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|----|----|---|---|---|----|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 1 | 1 | RZ | | | RX | | 1 | 0 |

32-bit

| instruction | |
|--------------|---|
| Operation: | $RZ \leftarrow !(RX RY)$ |
| Grammar: | nor32 rz, rx, ry |
| Description: | Perform a bitwise OR of the values of RX and RY, then perform a |
| | bitwise NOT, and save the result in RZ. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 31 | 30 |) | | | | 26 | 25 | | | 21 | 20 | | 16 | 515 | | | | | 10 | 9 | | | | 5 | 4 | | 0 |
|----|----|-----|---|---|---|----|----|---|---|----|----|----|----|-----|---|---|---|---|----|---|---|---|---|---|---|----|---|
| 1 | | 1 (| 0 | 0 | 0 | 1 | | R | Y | | | RX | | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | | RZ | |

C-Sky Confidential



NOT – Bitwise NOT#

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|-----------------------------------|--|
| not rz | $RZ \leftarrow !(RZ)$ | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of |
| | | register. |
| | | if (z<16), then |
| | | not16 rz; |
| | | else |
| | | not32 rz, rz; |
| not rz, rx | RZ ← !(RX) | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of |
| | | register. |
| | | if (x==z) and (z<16), then |
| | | not16 rz; |
| | | else |
| | | not32 rz, rx; |
| Description: | Perform a bitwise NOT of RZ | /RX value and save the result in RZ. |
| | Attention: This instruction is | the pseudo instruction of nor rz, rz |
| | and nor rz, rx, rx. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | RZ ← !(RZ) | |
| Grammar: | $RZ \leftarrow !(RZ)$ not16 rz | |
| Description: | | value and save the result in RZ. |
| Description. | | ne pseudo instruction of nor16 rz, rz. |
| | | |
| | | |

C-Sky Confidential



| Influence on | No influence |
|--------------|--------------|
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |

| 15 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|----|----|---|---|---|----|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 1 | 1 | RZ | | | RZ | | 1 | 0 |

| 32-bit instruction | |
|-----------------------|--|
| Operation: | RZ ← !(RX) |
| Grammar: | not32 rz, rx |
| Description: | Perform a bitwise NOT of RX value and save the result in RZ. |
| | Attention: This instruction is the pseudo instruction of nor32 rz, rx, |
| | rx. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 3130 | 2625 | 5 21 | 20 | 16 | 15 | | 10 |)9 | 5 | 6 4 | 0 |
|---------|------|------|----|----|----|----|----|-----|----|-----|---|
| 1 1 0 (| 0 1 | RX | RX | | 00 | 10 | 01 | 001 | 00 | RZ | |
| | | | | | | | | | | | |
| | | | | 7 | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |

C-Sky Confidential



OR – **Bitwise OR**

Unified

instruction

| Grammar | Operation | Compiling result |
|---------------|-------------------------------|-------------------------------------|
| or rz, rx | $RZ \leftarrow RZ \mid RX$ | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (x<16) and (z<16), then |
| | | or16 rz, rx ; |
| | | else |
| | | or32 rz, rz, rx; |
| or rz, rx, ry | $RZ \leftarrow RX RY$ | Compiled into corresponding 16-bit |
| | | or 32-bit instructions according to |
| | | the range of register. |
| | | if (y==z) and (x<16) and (z<16), |
| | | then |
| | | or16 rz, rx |
| | | else |
| | | or32 rz, rx, ry |
| Description: | Perform a bitwise OR of the v | alues of RX and RY/RZ, and save the |
| | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow RZ \mid RX$ | |
| Grammar: | or16 rz, rx | |
| Description: | | values of RZ and RX, and save the |
| Description. | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| hay bit. | | |

C-Sky Confidential



Restriction:The range of register is r0-r15.Exception:NoneInstructionInstructionformat:Instruction

| 15 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|----|----|---|---|---|----|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 1 | 1 | RZ | | | RX | | 0 | 0 |

| 32-bit | |
|-------------|--|
| instruction | |

| monuolion | |
|--------------|---|
| Operation: | $RZ \leftarrow RX RY$ |
| Grammar: | or rz, rx, ry |
| Description: | Perform a bitwise OR of the values of RX and RY, and save the |
| | result in RZ. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |

| 1 1 0 0 0 1 RY RX 0 0 1 0 0 1 0 0 0 1 | 0 1 RY RX 0 0 1 0 0 1 0 0 0 1 RZ | |
|---------------------------------------|----------------------------------|--|

C-Sky Confidential



ORI – Bitwise OR immediate

Unified

instruction

| $RZ \leftarrow R$ | <pre>< zero_exter</pre> | nd(IMM16) | Only 32-bit in | nstructions | | | | |
|---|--|---|--|---|--|--|--|--|
| | | | | | | | | |
| | | | exist. | | | | | |
| | | | ori32 rz, rx, ir | nm16 | | | | |
| Zero-ext | end the 16-b | t immediate oper | and to 32 bits, | perform a | | | | |
| bitwise C | R with RX va | alue, and save the | e result in RZ. | | | | | |
| No influe | nce | | | | | | | |
| | | | | | | | | |
| The rang | e of immedia | te operand is 0x0 | -0xFFFF. | | | | | |
| None | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| $RZ \leftarrow RX$ | K zero_exter | nd(IMM16) | | | | | | |
| ori32 rz, rx, imm16 | | | | | | | | |
| ption: Zero-extend the 16-bit immediate operand to 32 bits, perform | | | | | | | | |
| bitwise C | R with RX va | alue, and save the | e result in RZ. | | | | | |
| No influe | nce | | | | | | | |
| | | | | | | | | |
| The range of immediate operand is 0x0-0xFFFF. | | | | | | | | |
| None | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| 21: | 20 16 | 515 | | | | | | |
| RZ | RX | | IMM16 | | | | | |
| | bitwise C No influe The rang None $RZ \leftarrow R)$ ori32 rz Zero-exte bitwise C No influe The rang None 212 | bitwise OR with RX values No influence The range of immedia None $RZ \leftarrow RX \mid zero_exterori32 rz, rx, imm16Zero-extend the 16-bitbitwise OR with RX valuesNo influenceThe range of immediaNone2120 16$ | bitwise OR with RX value, and save the No influence The range of immediate operand is 0x0 None $RZ \leftarrow RX \mid zero_extend(IMM16)$ ori32 rz, rx, imm16 Zero-extend the 16-bit immediate oper bitwise OR with RX value, and save the No influence The range of immediate operand is 0x0 None 2120 1615 | The range of immediate operand is 0x0-0xFFFF. None $RZ \leftarrow RX \mid zero_extend(IMM16)$ ori32 rz, rx, imm16 Zero-extend the 16-bit immediate operand to 32 bits, bitwise OR with RX value, and save the result in RZ. No influence The range of immediate operand is 0x0-0xFFFF. None 2120 1615 | | | | |

C-Sky Confidential



POP – Pop

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | |
|-------------------|---|------------------------------------|--|--|--|--|--|--|--|
| pop reglist | Load multiple consecutive words | Compiled into corresponding | | | | | | | |
| | from stack storage to a group of | 16-bit or 32-bit instructions | | | | | | | |
| | consecutive register files, then | according to the range of | | | | | | | |
| | update the stack register to the | register | | | | | | | |
| | top of stack storage, and return | if ({reglist}<16), then | | | | | | | |
| | from the subprogram; | pop16 reglist; | | | | | | | |
| | dst \leftarrow {reglist}; addr \leftarrow SP; | else | | | | | | | |
| | foreach (reglist){ | pop32 reglist; | | | | | | | |
| | $Rdst \leftarrow MEM[addr];$ | | | | | | | | |
| | dst \leftarrow next {reglist}; | | | | | | | | |
| | addr \leftarrow addr + 4; | | | | | | | | |
| | } | | | | | | | | |
| | $sp \leftarrow addr;$ | | | | | | | | |
| | PC ← R15 & 0xffffffe; | | | | | | | | |
| Description: | Load multiple consecutive words | from stack storage to a group of | | | | | | | |
| | consecutive register files, update | e the stack pointer register, and | | | | | | | |
| | realize the function of returning from the subprogram. In another | | | | | | | | |
| | word, the program jumps to the po | osition appointed by link register | | | | | | | |
| | R15 and the lowest bit of link regi | ister is ignored. Adopt the direct | | | | | | | |
| | addressing mode of stack register | r. | | | | | | | |
| Influence on flag | No influence | | | | | | | | |
| bit: | | | | | | | | | |
| Exception: | Unaligned access exception, unaligned access exception, access | | | | | | | | |
| | error exception, TLB unrecovera | able exception, TLB mismatch | | | | | | | |
| | exception, and TLB write invalid e | exception | | | | | | | |
| | | | | | | | | | |
| 16-bit | | | | | | | | | |
| instruction | | | | | | | | | |
| Operation: | Load multiple consecutive words from stack storage to a group of | | | | | | | | |
| | consecutive register files, then up | date the stack register to the top | | | | | | | |

C-Sky Confidential



| | of stack storage, and return from the subprogram |
|-------------------|--|
| | dst \leftarrow {reglist}; addr \leftarrow SP; |
| | |
| | foreach (reglist){ |
| | Rdst ← MEM[addr]; |
| | dst \leftarrow next {reglist}; |
| | addr \leftarrow addr + 4; |
| | } |
| | $sp \leftarrow addr;$ |
| | $PC \leftarrow R15 \& 0xffffffe;$ |
| Grammar: | pop16 reglist |
| Description: | Load multiple consecutive words from stack storage to a group of |
| | consecutive register files, update the stack pointer register, and |
| | realize the function of returning from the subprogram. In another |
| | word, the program jumps to the position appointed by link register |
| | R15 and the lowest bit of link register is ignored. Adopt the direct |
| | addressing mode of stack pointer register. |
| Influence on flag | No influence |
| bit: | |
| Restriction: | The range of register is r4 – r11, r15. |
| | |
| Exception: | Unaligned access exception, unaligned access exception, access |
| | error exception, TLB unrecoverable exception, TLB mismatch |
| | exception, and TLB write invalid exception |
| Instruction | |
| format: | |
| 1514 10 9 | 876543 0 |

| 15 | 14 | | | | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
|----|----|---|---|---|----|---|---|---|---|---|-----|-----|-----|
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | R15 | LIS | ST1 |

LIST1 field – Assign whether registers r4-r11 are in the register list.

0000 – r4-r11 are not in the register list

- 0001 r4 is in the register list
- 0010 r4-r5 are in the register list
- 0011 r4-r6 are in the register list
-

1000 - r4-r11 are in the register list

C-Sky Confidential



R15 field – Assign whether register r15 is in the register list.

0 - r15 is not in the register list

1 - r15 is in the register list

C-Sky Confidential



PUSH – Push

Unified

instruction

| Grammar | Operation | Compiling result | | | | | | | |
|-------------------|---|---------------------------------|--|--|--|--|--|--|--|
| push reglist | Store words in register list to | Compiled into corresponding | | | | | | | |
| | stack storage, and update stack | 16-bit or 32-bit instructions | | | | | | | |
| | register to the top of stack | according to the range of | | | | | | | |
| | storage; | register | | | | | | | |
| | $src \leftarrow {reglist}; addr \leftarrow SP;$ | if ({reglist}<16), then | | | | | | | |
| | foreach (reglist){ | push16 reglist; | | | | | | | |
| | addr \leftarrow addr - 4; | else | | | | | | | |
| | MEM[addr] ← Rsrc; | push32 reglist; | | | | | | | |
| | $src \leftarrow next \{reglist\};$ | | | | | | | | |
| | } | | | | | | | | |
| | $sp \leftarrow addr;$ | | | | | | | | |
| Description: | Store words in register list to st | ack storage, and update stack | | | | | | | |
| | register to the top of stack storage | ge. Adopt the direct addressing | | | | | | | |
| | mode of stack register. | | | | | | | | |
| Influence on flag | No influence | | | | | | | | |
| bit: | | | | | | | | | |
| Exception: | Unaligned access exception, unal | igned access exception, access | | | | | | | |
| | error exception, TLB unrecovera | able exception, TLB mismatch | | | | | | | |
| | exception, and TLB write invalid e | exception | | | | | | | |
| | | | | | | | | | |
| 16-bit | | | | | | | | | |
| instruction | | | | | | | | | |
| Operation: | Store words in register list to stack | < storage | | | | | | | |
| | src \leftarrow {reglist}; addr \leftarrow SP; | | | | | | | | |
| | foreach (reglist){ | | | | | | | | |
| | foreach (reglist){ | | | | | | | | |
| | MEM[addr] ← Rsrc; | | | | | | | | |
| | MEM[addr] ← Rsrc; src ← next {reglist}; | | | | | | | | |
| | MEM[addr] ← Rsrc; | | | | | | | | |
| | MEM[addr] ← Rsrc; src ← next {reglist}; | | | | | | | | |

C-Sky Confidential



| Grammar: | push16 reglist |
|-------------------|---|
| Description: | Store words in register list to stack storage, and update stack |
| | register to the top of stack storage. Adopt the direct addressing |
| | mode of stack register. |
| Influence on flag | No influence |
| bit: | |
| Restriction: | The range of register is r4 – r11, r15. |
| Exception: | Unaligned access exception, unaligned access exception, access |
| | error exception, TLB unrecoverable exception, TLB mismatch |
| | exception, and TLB write invalid exception |
| Instruction | |

format:

| 1 | 5 | 14 | | | | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | | 0 |
|---|---|----|---|---|---|----|---|---|---|---|---|-----|---|-------|---|
| | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | R15 | | LIST1 | |

LIST1 field – Assign whether registers r4-r11 are in the register list.

0000 - r4-r11 are not in the register list

0001 - r4 is in the register list

0010 - r4-r5 are in the register list

0011 - r4-r6 are in the register list

.

1000 - r4-r11 are in the register list

R15 field – Assign whether register r15 is in the register list.

0 - r15 is not in the register list

1 - r15 is in the register list

C-Sky Confidential



REVB – **Byte-reverse**

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|------------------------------------|--------------------------------------|
| revb rz, rx | $RZ[31:24] \leftarrow RX[7:0];$ | revb16 rz, rx; |
| | $RZ[23:16] \leftarrow RX[15:8];$ | |
| | $RZ[15:8] \leftarrow RX[23:16];$ | |
| | $RZ[7:0] \leftarrow RX[31:24];$ | |
| Description: | Get the reverse order of RX v | alue according to the byte, keep bit |
| | order inside the byte unchange | d, and save the result in RZ. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ[31:24] \leftarrow RX[7:0];$ | |
| | $RZ[23:16] \leftarrow RX[15:8];$ | |
| | $RZ[15:8] \leftarrow RX[23:16];$ | |
| | $RZ[7:0] \leftarrow RX[31:24];$ | |
| Grammar: | revb16 rz, rx | |
| Description: | Get the reverse order of RX v | alue according to the byte, keep bit |
| | order inside the byte unchange | ed, and save the result in RZ. |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of register is r0-r15. | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| | | |
| 1514 10 | 9 65 210 | |
| 0 1 1 1 1 0 | RZ RX 10 | |

C-Sky Confidential



REVH – Half-word byte-reverse

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|-----------------------------------|---------------------------------------|
| revh rz, rx | RZ[31:24] ← RX[23:16]; | revh16 rz, rx; |
| | $RZ[23:16] \leftarrow RX[31:24];$ | |
| | RZ[15:8] ← RX[7:0]; | |
| | $RZ[7:0] \leftarrow RX[15:8];$ | |
| Description: | Get the reverse order of RX val | ue within half-word according to the |
| | byte. In another word, two bytes | s in the high half-word and two bytes |
| | in the low half-word are exchang | ged. Keep the bit order between two |
| | half-words and the bit order ins | side the byte unchanged, and save |
| | the result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | RZ[31:24] ← RX[23:16]; | |
| operation. | $RZ[23:16] \leftarrow RX[31:24];$ | |
| | $RZ[15:8] \leftarrow RX[7:0];$ | |
| | $RZ[7:0] \leftarrow RX[15:8];$ | |
| Grammar: | revh16 rz, rx | |
| Description: | | ue within half-word according to the |
| | | s in the high half-word and two bytes |
| | in the low half-word are exchange | ged. Keep the bit order between two |
| | half-words and the bit order ins | side the byte unchanged, and save |
| | the result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of register is r0-r15. | |
| Exception: | None | |

C-Sky Confidential



Instruction

format:

| 151 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 | |
|-----|----|---|---|---|----|----|---|---|----|---|---|---|--|
| 0 | 1 | 1 | 1 | 1 | 0 | RZ | 2 | | RX | | 1 | 1 | |

C-Sky Confidential



ROTL – Rotate left

Unified

instruction

| Grammar | Operation | Compiling result |
|-----------------|---------------------------------|-------------------------------------|
| rotl rz, rx | $RZ \leftarrow RZ \iff RX[5:0]$ | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of register. |
| | | if (x<16) and (z<16), then |
| | | rotl16 rz, rx ; |
| | | else |
| | | rotl32 rz, rz, rx; |
| rotl rz, rx, ry | RZ ← RX <<<< RY[5:0] | Compiled into corresponding |
| | | 16-bit or 32-bit instructions |
| | | according to the range of register. |
| | | if (x==z) and (y<16) and (z<16), |
| | | then |
| | | rotl16 rz, ry |
| | | else |
| | | rotl32 rz, rx, ry |

Description: For rotl rz, rx, perform a ring left shift on RZ value (the original value shifts left and the bit shifting out from left side will shift to the right side), and save the result in RZ; the range of left shift is decided by the value of six low bits of RX (RX[5:0]). If the value of RX[5:0] is greater than 31, RZ will be cleared; For Isl rz, rx, ry, perform a ring left shift on RX value (the original

value shifts left and the bit shifting out from left side will shift to the right side), and save the result in RZ; the range of left shift is decided by the value of six low bits of RY (RY[5:0]). If the value of RY[5:0] is greater than 31, RZ will be cleared.

Influence on

flag bit:

Exception:

None

No influence

C-Sky Confidential



| 16-bit | | | |
|-------------|------|---|------------------|
| instructio | on | | |
| Operatio | n: | RZ ← RZ <<<< RX[5:0] | |
| Gramma | r: | rotl16 rz, rx | |
| Descripti | ion: | Perform a ring left shift on RZ value (the original v | alue shifts left |
| | | and the bit shifting out from left side will shift to the r | ight side), and |
| | | save the result in RZ; the range of left shift is decide | d by the value |
| | | of six low bits of RX (RX[5:0]). If the value of RX[5:0] | is greater than |
| | | 31, RZ will be cleared. | |
| Influence | e on | No influence | |
| flag bit: | | | |
| Restriction | on: | The range of register is r0-r15. | |
| Exceptio | n: | None | |
| Instructio | on | | |
| format: | | | |
| | | | |
| 1514 | 10 9 | 65 210 | |
| | | | |

| 1514 | | 10 | 9 | 6 | 5 | 2 | 1 | 0 |
|------|-----|-----|----|---|---|----|---|---|
| 0 1 | 1 1 | 0 0 | RZ | | F | εx | 1 | 1 |

| 32-bit | | | |
|--------------|--|----------------------|---------|
| instruction | | | |
| Operation: | RZ ← RX <<<< RY[5:0] | | |
| Grammar: | rotl32 rz, rx, ry | | |
| Description: | Perform a ring left shift on RX value (the o | riginal value shif | ts left |
| | and the bit shifting out from left side will shift | t to the right side) |), and |
| | save the result in RZ; the range of left shift is | s decided by the | value |
| | of six low bits of RY (RY[5:0]). If the value of | RY[5:0] is greate | r than |
| | 31, RZ will be cleared. | | |
| Influence on | No influence | | |
| flag bit: | | | |
| Exception: | None | | |
| Instruction | | | |
| format: | | | |
| 3130 26 | 25 2120 1615 10 | 9 54 | 0 |
| 1 1 0 0 0 1 | RY RX 010000 | 0 1 0 0 0 | RZ |
| | C-Sky Confidential | | |



ROTLI – Rotate left immediate

Unified

| Grammar | Operation | C | ompiling result | |
|---------------------|-----------------------------|------------------|----------------------------------|-------|
| rotli rz, rx, | $RZ \leftarrow RX <<<< IMM$ | 5 | rotli32 rz, rx, imm5; | |
| imm5 | | | | |
| Description: | Perform a ring left s | hift on RX val | ue (the original value shifts | left |
| | and the bit shifting o | ut from left sid | e will shift to the right side), | and |
| | save the result in RZ | ; the range of | left shift is decided by the v | alue |
| | of 5-bit immediate op | perand (IMM5) | . If the value of IMM5 is equ | al to |
| | zero, RZ value is the | same with RX | value. | |
| Influence on | No influence | | | |
| flag bit: | | | | |
| Restriction: | The range of immedi | ate operand is | 0-31. | |
| Exception: | None | | | |
| | | | | |
| 32-bit | | | | |
| instruction | | | | |
| Operation: | $RZ \leftarrow RX <<<$ | 5 | | |
| Grammar: | rotli32 rz, rx, imm5 | | | |
| Description: | Perform a ring left s | shift on RX va | ue (the original value shifts | left |
| | and the bit shifting o | ut from left sid | e will shift to the right side), | and |
| | save the result in RZ | ; the range of | left shift is decided by the v | alue |
| | of 5-bit immediate op | perand (IMM5) | . If the value of IMM5 is equ | al to |
| | zero, RZ value is the | same with R | < value. | |
| Influence on | No influence | | | |
| flag bit: | | | | |
| Restriction: | The range of immed | iate operand is | s 0-31. | |
| Exception: | None | | | |
| Instruction | | | | |
| format: | | | | |
| | | | | |
| 130 262 | 25 2120 | 1615 | 109 54 | |
| 1 1 0 0 0 1 | IMM5 RX | 0100 | 1001000 R | Z |
| | | | | - |

C-Sky Confidential



RSUB – Reverse subtract#

Unified instruction Grammar Operation **Compiling result** $RZ \leftarrow RY - RX$ Only 32-bit instructions rsub rz, rx, ry exist. rsub32 rz, rx, ry Subtract RX value from RY value and save the result in RZ. **Description:** Attention: This instruction is the pseudo instruction of subu rz, ry, rx. Influence on No influence flag bit: Exception: None 32-bit instruction $RZ \leftarrow RY - RX$ **Operation:** Grammar: rsub32 rz, rx, ry Subtract RX value from RY value and save the result in RZ. **Description:** Attention: This instruction is the pseudo instruction of subu32 rz, ry, rx. No influence Influence on flag bit: Exception: None Instruction format: 3130 2625 2120 1615 109 54 0 10001 RX RY 000000 00100 RZ

C-Sky Confidential



RTS – **Return from subprogram#**

Unified

instruction

| Grammar | Operation | Compiling recult |
|--------------|--|-------------------------------|
| Grammar | Operation | Compiling result |
| rts | The program jumps to the position | Always compiled into 16-bit |
| | appointed by link register | instruction. |
| | PC ← R15 & 0xffffffe | rts16 |
| Description: | The program jumps to the position a | ppointed by link register R15 |
| | and the lowest bit of link register is | ignored. The jump range of |
| | RTS16 instruction is the whole addres | ss space of 4GB. |
| | This instruction is used to realize the | ne function of returning from |
| | subprogram. | |
| | Attention: This instruction is the pseud | to instruction of jmp r15. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | The program jumps to the position ap | pointed by link register |
| | PC ← R15 & 0xffffffe | |
| Grammar: | rts16 | |
| Description: | The program jumps to the position a | ppointed by link register R15 |
| | and the lowest bit of link register is | ignored. The jump range of |
| | RTS16 instruction is the whole addres | ss space of 4GB. |
| | This instruction is used to realize the | ne function of returning from |
| | subprogram. | |
| | Attention: This instruction is the pseud | do instruction of jmp16 r15. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| | | |

C-Sky Confidential



| 15 | 514 | 1 | | | | 10 | 9 | | | 6 | 5 | | | 2 | 1 | 0 |
|----|-----|---|---|---|---|----|---|---|---|---|---|---|---|---|---|---|
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |

C-Sky Confidential



RTE – **Return from exception/interrupt**

Unified

instruction

| Grammar | Operation | Compiling result |
|---------------------------|--|--------------------------|
| rte | Return from abnormal and normal | Only 32-bit instructions |
| | interrupt | exist. |
| | $PC \leftarrow EPC, PSR \leftarrow EPSR$ | rte32 |
| Attribute: | Privileged instruction | |
| Description: | Restore PC value to value saved in | control register EPC and |
| | restore PSR value to value saved in | EPSR; the instruction is |
| | executed from the new PC address. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | Privilege violation exception | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | Return from abnormal and normal interru | pt |
| - | $PC \leftarrow EPC, PSR \leftarrow EPSR$ | |
| Grammar: | rte32 | |
| Attribute: | Privileged instruction | |
| Description: | Restore PC value to value saved in | • |
| | restore PSR value to value saved in | EPSR; the instruction is |
| | executed from the new PC address. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | Privilege violation exception | |
| Instruction | | |
| format: | | |
| | | |
| 120 2625 | 5 2120 1615 10 | 09 54 (|
| 1.00 /0/2 | | |
| 130 2625 1 1 0 0 0 0 0 | 000000000000000000000000000000000000000 | 00001 00000 |

C-Sky Confidential



SEXTB – Extract byte and extend signed#

Unified

| instruction | | |
|--------------|---------------------------------------|-----------------------------------|
| Grammar | Operation | Compiling result |
| sextb rz, rx | $RZ \leftarrow sign_extend(RX[7:0]);$ | sextb16 rz, rx; |
| | | |
| Description: | Sign-extend low bytes of RX (R | X[7:0]) to 32 bits, and save the |
| | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow sign_extend(RX[7:0]);$ | |
| Grammar: | sextb16 rz, rx | |
| Description: | Sign-extend low bytes of RX (R | RX[7:0]) to 32 bits, and save the |
| | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of register is r0-r15. | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| 1514 10 | 9 65 210 | |
| 0 1 1 1 0 1 | RZ RX 10 | |
| | | |

SEXTH – Extract half-word and extend signed#

Unified

C-Sky Confidential



instruction

| sexth rz, rx Description: | $RZ \leftarrow sign_extend(RX[15:0]);$ Sign-extend low half-word of RX (result in RZ. | sexth16 rz, rx; RX[15:0]) to 32 bits, and save the |
|---------------------------|---|---|
| Description: | - | RX[15:0]) to 32 bits, and save the |
| | result in RZ. | |
| | | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow sign_extend(RX[15:0]);$ | |
| Grammar: | sexth16 rz, rx | |
| Description: | Sign-extend low half-word of RX (| (RX[15:0]) to 32 bits, and save the |
| | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of register is r0-r15. | |
| Exception: | None | |
| Instruction | | |
| format | | |
| 1514 10 | 9 6 5 2 1 0 | |
| 0 1 1 1 0 1 | RZ RX 11 | |

C-Sky Confidential



ST.B – Store byte

Unified

instruction

| Grammar | | Operation | Compiling result | | |
|---------|----------------|-----------------------------------|--------------------------------|--|--|
| st.b | rz, (rx, disp) | Store the lowest byte in register | Compiled into 16-bit or 32-bit | | |
| | | to storage | instructions according to the | | |
| | | MEM[RX + zero_extend(offset)] | range of offset and register. | | |
| | | ← RZ[7:0] | if (disp<32) and (x<7) and | | |
| | | | (z<7), then | | |
| | | | st16.b rz, (rx, disp); | | |
| | | | else | | |
| | | | st32.b rz, (rx, disp); | | |

Description: Store the lowest byte in register RZ to storage. Adopt the addressing mode of register and unsigned immediate operand offset. The effective address of storage is gained by adding the base register RX to the value of unsigned extending the 12-bit relative offset to 32 bits. The address space of ST.B instruction is +4KB.

Attention: The offset DISP is the offset of binary operand.

Influence on flag No influence

bit:

Exception: Unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB write invalid exception

| 16-bit instruction | | | | |
|---|---|--|--|--|
| Operation: | Store the lowest byte in register to storage | | | |
| | MEM[RX + zero_extend(offset)] ← RZ[7:0] | | | |
| Grammar: | st16.b rz, (rx, disp) | | | |
| Description: | Store the lowest byte in register RZ to storage. Adopt the | | | |
| | addressing mode of register and unsigned immediate operand | | | |
| offset. The effective address of storage is gained by | | | | |
| base register RX to the value of unsigned extending the | | | | |
| | relative offset to 32 bits. The address space of ST16.B instruction | | | |
| | | | | |

C-Sky Confidential



| | C'SKY | | | | | |
|-------------------|--|--|--|--|--|--|
| | is +32B. | | | | | |
| | Attention: The offset DISP is the offset of binary operand. | | | | | |
| Influence on flag | No influence | | | | | |
| bit: | | | | | | |
| Restriction: | The range of register is r0-r7. | | | | | |
| Exception: | Unaligned access exception, access error exception, TLB | | | | | |
| | unrecoverable exception, TLB mismatch exception, and TLB | | | | | |
| | read invalid exception | | | | | |
| Instruction | | | | | | |
| format: | | | | | | |
| 1514 1110 | 87540 | | | | | |
| 10100 R | K RZ IMM5 | | | | | |
| 32-bit | | | | | | |
| instruction | | | | | | |
| Operation: | Store the lowest byte in register to storage | | | | | |
| operation. | $MEM[RX + zero_extend(offset)] \leftarrow RZ[7:0]$ | | | | | |
| Grammar: | st32.b rz, (rx, disp) | | | | | |
| Description: | Store the lowest byte in register RZ to storage. Adopt the | | | | | |
| Decemption | addressing mode of register and unsigned immediate operand offset. The effective address of storage is gained by adding the | | | | | |
| | | | | | | |
| | base register RX to the value of unsigned extending the 12-bit | | | | | |
| | relative offset to 32 bits. The address space of ST32.B instruction | | | | | |
| | is +4KB. | | | | | |
| | Attention: The offset DISP is the offset of binary operand. | | | | | |
| Influence on flag | No influence | | | | | |
| bit: | | | | | | |
| Exception: | Unaligned access exception, access error exception, TLB | | | | | |
| | unrecoverable exception, TLB mismatch exception, and TLB write | | | | | |
| | invalid exception | | | | | |
| Instruction | | | | | | |
| Instruction | | | | | | |
| format: | | | | | | |
| | | | | | | |
| | 2120 1615 1211 0 | | | | | |

C-Sky Confidential



ST.H – Store half-word

Unified

instruction

| Grammar | Operation | Compiling result | | |
|---------------------|--|--------------------------------|--|--|
| st.h rz, (rx, disp) | Store the lowest byte in | Compiled into 16-bit or 32-bit | | |
| | register to storage | instructions according to the | | |
| | MEM[RX + | range of offset and register. | | |
| | $zero_extend(offset << 1)] \leftarrow$ | if (disp<64)and(x<7)and(z<7), | | |
| | RZ[15:0] | then | | |
| | | st16.h rz, (rx, disp); | | |
| | | else | | |
| | | st32.h rz, (rx, disp); | | |
| Description: | Store low half-word in rea | ister R7 to storage Adopt the | | |

Description: Store low half-word in register RZ to storage. Adopt the addressing mode of register and unsigned immediate operand offset. The effective address of storage is gained by adding the base register RX to the value of unsigned extending the 12-bit relative offset shifting left by one bit to 32 bits. The address space of ST.H instruction is +8KB.

Influence on flag No influence

bit:

Exception: Unaligned access exception, unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB write invalid exception

| 16-bit instruction | | | | | | |
|--|--|--|--|--|--|--|
| Operation: | Store low half-word in register to storage | | | | | |
| | MEM[RX + zero_extend(offset << 1)] ← RZ[15:0] | | | | | |
| Grammar: | st16.h rz, (rx, disp) | | | | | |
| Description: | Store low half-word in register RZ to storage. Adopt the | | | | | |
| 4- | addressing mode of register and unsigned immediate operand | | | | | |
| | offset. The effective address of storage is gained by adding the | | | | | |
| base register RX to the value of unsigned extending the | | | | | | |
| relative offset shifting left by one bit to 32 bits. The addre | | | | | | |
| | of ST16.H instruction is +64B. | | | | | |
| | | | | | | |

C-Sky Confidential



| Name. CSNT Architectur | e user guiu | ie | | | C'SKY | | | |
|------------------------|---|--|--------------|-------------------------|---------|--|--|--|
| | Attention: The offset DISP is gained after the offset of binary operand shifts left by 1 bit. | | | | | | | |
| Influence on flag | No influe | ence | | | | | | |
| bit: | | | | | | | | |
| Restriction: | The rang | e of register i | s r0-r7. | | | | | |
| Exception: | Unaligne | ed access e | exception, | unaligned access exc | eption, | | | |
| | access | error except | on, TLB (| inrecoverable exception | ı, TLB | | | |
| | mismatcl | h exception, a | and TLB rea | d invalid exception | | | | |
| Instruction | | | | | | | | |
| format: | | | | | | | | |
| 1514 1110 | 87 | 54 | 0 | | | | | |
| 10101 RX | (RZ | IMM5 | | | | | | |
| 32-bit | | | | | | | | |
| instruction | | | | | | | | |
| Operation: | Store low | Store low half-word in register to storage | | | | | | |
| | $MEM[RX + zero_extend(offset << 1)] \leftarrow RZ[15:0]$ | | | | | | | |
| Grammar: | st32.h rz, (rx, disp) | | | | | | | |
| Description: | Store low half-word in register RZ to storage. Adopt the | | | | | | | |
| | addressing mode of register and unsigned immediate operand | | | | | | | |
| | offset. The effective address of storage is gained by adding the | | | | | | | |
| | base register RX to the value of unsigned extending the 12-bit | | | | | | | |
| | relative offset shifting left by one bit to 32 bits. The address space | | | | | | | |
| | of ST32.H instruction is +8KB. | | | | | | | |
| | Attention: The offset DISP is gained after the offset of binary | | | | | | | |
| | operand shifts left by 1 bit. | | | | | | | |
| Influence on flag | No influence | | | | | | | |
| bit: | | | | | | | | |
| Exception: | Unaligned access exception, unaligned access exception, access | | | | | | | |
| | error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB write invalid exception | | | | | | | |
| Instruction | exception | i, and TLB W | ne invalla e | xception | | | | |
| format: | | | | | | | | |
| | | | | | | | | |
| 2120 0005 | 04 | 20 40 | 15 40 | 11 | 0 | | | |
| 3130 2625 | 21: | | 515 12 | | 0 | | | |
| 1 1 0 1 1 1 | RZ | RX | 0001 | Offset | | | | |

C-Sky Confidential



ST.W – Store word

Unified

instruction

| Grammar | Operation | Compiling result | | |
|---------------------|---|---------------------------------------|--|--|
| st.w rz, (rx, disp) | Store word in register to | Compiled into 16-bit or 32-bit | | |
| | storage | instructions according to the range | | |
| | MEM[RX + | of offset and register. | | |
| | zero_extend(offset<< 2)] | if (x=sp) and (z<7) and (disp < | | |
| | ← RZ[31:0] | 1024), | | |
| | | st16.w rz, (sp, disp); | | |
| | | else if (disp<128) and (x<7) and | | |
| | | (z<7), | | |
| | | st16.w rz, (rx, disp); | | |
| | | else | | |
| | | st32.w rz, (rx, disp); | | |
| Description: | Store word in register RZ to | storage. Adopt the addressing mode | | |
| | of register and unsigned im | mediate operand offset. The effective | | |
| | address of storage is gaine | ed by adding the base register RX to | | |
| | the value of unsigned extending the 12-bit relative offset shifting | | | |
| | left by two bits to 32 bits. The address space of ST.W instruction is | | | |
| | +16KB. | | | |
| Influence on flag | No influence | | | |
| bit: | | | | |
| Exception: | Unaligned access exception, unaligned access exception, access | | | |
| | error exception, TLB unrecoverable exception, TLB mismatch | | | |
| | exception, and TLB write inv | valid exception | | |
| | | | | |
| | | | | |
| 16-bit instruction | | | | |
| Operation: | Store word in register to sto | - | | |
| | MEM[RX + zero_extend(offs | set << 2)] ← RZ[31:0] | | |
| Grammar: | st16.w rz, (rx, disp) | | | |
| | st16.w rz, (sp, disp) | | | |
| Description: | 6 | storage. Adopt the addressing mode | | |
| | of register and unsigned immediate operand offset. When rx=sp, | | | |

C-Sky Confidential



| the effective address of storage is gained by adding the base | |
|---|--|
| register RX to the value of unsigned extending the 8-bit relative | |
| offset shifting left by two bits to 32 bits. When rx is other register, | |
| the effective address of storage is gained by adding the base | |
| register RX to the value of unsigned extending the 5-bit relative | |
| offset shifting left by two bits to 32 bits. The address space of | |
| ST16.W instruction is +1KB. | |
| Attention: The offset DISP is gained after the binary operand | |
| IMM5 shifts left by two bits. When the base register RX is SP, the | |

IMM5 shifts left by two bits. When the base register RX is SP, the offset DISP is gained after the binary operand {IMM3, IMM5} shifts left by two bits.

Influence on flag No influence

bit:

Restriction: The range of register is r0-r7.

Exception: Unaligned access exception, unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB read invalid exception

Instruction

format:

st16.w rz, (rx, disp)

| 15 | 14 | | | 11 | 10 | 8 | 7 | 5 | 4 | | 0 |
|-----|-----|---|-----|------|--------|-----|---|---|---|------|---|
| 1 | 0 | 1 | 1 | 0 | R | X | R | Z | | IMM5 | |
| st1 | 6.w | | rz, | , (s | o, dis | sp) | | | | | |
| 15 | 14 | | | 11 | 10 | 8 | 7 | 5 | 4 | | 0 |
| 1 | 0 | 1 | 1 | 1 | IMN | //3 | R | z | | IMM5 | |

32-bit

instruction

Operation:

Store word in register to storage MEM[RX + zero_extend(offset << 2)] \leftarrow RZ[31:0]

st32.w rz, (rx, disp)

Grammar: Description:

Store word in register RZ to storage. Adopt the addressing mode of register and unsigned immediate operand offset. The effective address of storage is gained by adding the base register RX to the value of unsigned extending the 12-bit relative offset shifting left

C-Sky Confidential



| | by two bits to 32 bits. The address space of ST32.W instruction is |
|-------------------|--|
| | +16KB. |
| | Attention: The offset DISP is gained after the offset of binary |
| | operand shifts left by 2 bits. |
| Influence on flag | No influence |
| bit: | |
| Exception: | Unaligned access exception, unaligned access exception, access |
| | error exception, TLB unrecoverable exception, TLB mismatch |
| | exception, and TLB write invalid exception |
| Instruction | |
| format: | |

| 3130 2 | 2625 21 | 20 16 | 15 12 | 11 0 | |
|-------------|---------|-------|---------|--------|--|
| 1 1 0 1 1 1 | RZ | RX | 0 0 1 0 | Offset | |

C-Sky Confidential



STM – Store consecutive multiword

Unified

instruction

| Grammar | Operation | Compiling result | | |
|-----------------|---|---------------------------------|--|--|
| stm ry-rz, (rx) | Store contents in a group of | Only 32-bit instructions exist. | | |
| | consecutive register files to a | stm32 ry-rz, (rx) | | |
| | group of consecutive storage | | | |
| | addresses successively | | | |
| | src \leftarrow Y; addr \leftarrow RX; | | | |
| | for (n = 0; n <=(Z-Y); n++){ | | | |
| | MEM[addr] ← Rsrc; | | | |
| | $src \leftarrow src + 1;$ | | | |
| | addr \leftarrow addr + 4; | | | |
| | } | | | |

Description:

Store contents in a group of consecutive register files starting from RY to a group of consecutive storage addresses successively. In another word, store contents in register RY to the address of the first word in the address appointed by storage; store the contents in register RY+1 to the address of the second word in the address appointed by storage, and the like; store the contents in register RZ to the address of the last word in the address appointed by storage. The effective address of storage is decided by the contents of base register RX.

Influence on No influence

flag bit:

RZ should be greater than or equal to RY.

Restriction: Exception:

Unaligned access exception, unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB write invalid exception

32-bit instruction

Operation:

Store contents in a group of consecutive register files to a group of

C-Sky Confidential



| | consecutive storage addresses successively |
|---------------------|---|
| | src \leftarrow Y; addr \leftarrow RX; |
| | for (n = 0; n <= IMM5; n++){ |
| | MEM[addr] ← Rsrc; |
| | $src \leftarrow src + 1;$ |
| | addr \leftarrow addr + 4; |
| | } |
| Grammar: | stm32 ry-rz, (rx) |
| Description: | Store contents in a group of consecutive register files starting from |
| | RY to a group of consecutive storage addresses successively. In |
| | another word, store contents in register RY to the address of the |
| | first word in the address appointed by storage; store the contents in |
| | register RY+1 to the address of the second word in the address |
| | appointed by storage, and the like; store the contents in register RZ |
| | to the address of the last word in the address appointed by storage. |
| | The effective address of storage is decided by the contents of base |
| | register RX. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | RZ should be greater than or equal to RY. |
| Exception: | Unaligned access exception, unaligned access exception, access |
| | error exception, TLB unrecoverable exception, TLB mismatch |
| | exception, and TLB write invalid exception |
| Instruction | |
| format: | |
| | |
| 3130 2625 | 2120 1615 109 54 0 |
| 1 1 0 1 0 1 | RY RX 0 0 0 0 1 1 1 0 0 0 0 0 1 IMM5 |

IMM5 field – Assign the number of destination registers, IMM5 = Z - Y.

00000 - 1 destination register

00001 - 2 destination registers

.....

11111 - 32 destination registers

C-Sky Confidential



STQ – Store consecutive quad word#

Unified

instruction

| Gra | mmar | Operation | Comp | iling resu | ılt |
|-----|-------------|---|--------|------------|--------------|
| stq | r4-r7, (rx) | Store words in registers R4-R7 to | Only | 32-bit | instructions |
| | | a group of consecutive storage | exist. | | |
| | | addresses successively | stq32 | r4-r7, (r) | <); |
| | | src \leftarrow 4; addr \leftarrow RX; | | | |
| | | for (n = 0; n <= 3; n++){ | | | |
| | | MEM[addr] ← Rsrc; | | | |
| | | $src \leftarrow src + 1;$ | | | |
| | | addr \leftarrow addr + 4; } | | | |

Description: Store words in register file [R4,R7] (including boundary) to a group of consecutive storage addresses successively. In another word, store contents in register R4 to the address of the first word in the address appointed by storage; store contents in register R5 to the address of the second word in the address appointed by storage; store contents in register R6 to the address of the third word in the address appointed by storage; store contents in register R7 to the address of the fourth word in the address appointed by storage. The effective address of storage is decided by the contents of base register RX. Attention: This instruction is the pseudo instruction of stm r4-r7, (rx).

Influence on flag No influence

bit:

Exception:

Unaligned access exception, unaligned access exception, access error exception, TLB unrecoverable exception, TLB mismatch exception, and TLB write invalid exception

32-bit instruction

Operation:

Store words in registers R4-R7 to a group of consecutive storage

C-Sky Confidential



|). | | |
|-------------------|--|---|
| | addresses successively | |
| | $src \leftarrow 4$; addr $\leftarrow RX$; | |
| | for (n = 0; n <= 3; n++){ | |
| | $MEM[addr] \leftarrow Rsrc;$ | |
| | $src \leftarrow src + 1;$ | |
| | addr \leftarrow addr + 4; } | |
| Grammar: | stq32 r4-r7, (rx) | |
| Description: | Store words in register file [R4,R7] (including boundary) to a | |
| | group of consecutive storage addresses successively. In another | |
| | word, store contents in register R4 to the address of the first word | |
| | in the address appointed by storage; store contents in register R5 | |
| | to the address of the second word in the address appointed by | |
| | storage; store contents in register R6 to the address of the third | |
| | word in the address appointed by storage; store contents in | |
| | register R7 to the address of the fourth word in the address | |
| | appointed by storage. The effective address of storage is decided | |
| | by the contents of base register RX. | |
| | Attention: This instruction is the pseudo instruction of stm r4-r7, | |
| | (rx). | |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | Unaligned access exception, unaligned access exception, access | |
| | error exception, TLB unrecoverable exception, TLB mismatch | |
| | exception, and TLB write invalid exception | |
| Instruction | | |
| format: | | |
| 3130 2625 | 5 2120 1615 109 54 | 0 |
| 1 1 0 1 0 1 0 | 0 0 1 0 0 RX 0 0 0 1 1 1 0 0 0 0 1 0 0 0 1 | 1 |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

C-Sky Confidential



STOP – Enter low power consumption stop mode

Unified instruction Grammar Operation **Compiling result** Enter low power consumption stop mode Only 32-bit stop instructions exist. stop32 **Description:** This instruction makes the processor enter low power consumption mode and wait for an interrupt to exit from this mode. At this time, CPU clock is stopped and corresponding peripheral equipment is also stopped. No influence Influence on flag bit: Exception: Privilege violation exception 32-bit instruction **Operation:** Enter low power consumption stop mode Grammar: stop32 Attribute: Privileged instruction **Description:** This instruction makes the processor enter low power consumption mode and wait for an interrupt to exit from this mode. At this time, CPU clock is stopped and corresponding peripheral equipment is also stopped. Influence on flag No influence bit: Privilege violation exception **Exception:** Instruction format: 3130 2625 2120 1615 109 54 0 10000 00000 0 0 0 0 0 0 1 0 0 1 0 00001 00000

C-Sky Confidential



SUBC – Subtract with borrow unsigned

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------|---------------------------------|--|
| subc rz, rx | $RZ \leftarrow RZ - RX - (!C),$ | Compiled into corresponding 16-bit or |
| | C ← borrow | 32-bit instructions according to the |
| | | range of register. |
| | | if (x<16) and (z<16), then |
| | | subc16 rz, rx; |
| | | else |
| | | subc32 rz, rz, rx; |
| subc rz, rx, ry | $RZ \leftarrow RX - RY - (!C),$ | Compiled into corresponding 16-bit or |
| | $C \leftarrow borrow$ | 32-bit instructions according to the |
| | | range of register. |
| | | if (x==z) and (y<16) and (z<16), then |
| | | subc16 rz, ry; |
| | | else |
| | | subc32 rz, rx, ry; |
| Description: | For subc rz, rx, subtra | act the value of register RX and negative |
| | value of C bit from the | value of RZ; for subc rz, rx, ry, subtract |
| | the value of register RY | and negative value of C bit from the value |
| | of RX. Save the result | in RZ and save borrow in C bit. For this |
| | | orrow happens, C bit should be cleared; |
| | otherwise, C bit should | be set. |
| Influence on flag | C ← borrow | |
| bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | RZ ← RZ - RX – (!C), C | - ← borrow |
| Grammar: | subc16 rz, rx | |
| Description: | Subtract the value of reg | gister RX and negative value of C bit from |
| | the value of RZ, save th | ne result in RZ, and save borrow in C bit. |
| | | |

C-Sky Confidential



| For this subtract instruction, if borrow happens, C bit should be | |
|---|--|
| cleared; otherwise, C bit should be set. | |

| | cieareu, | | bit Si | iouiu be set. | | | |
|---------------------|-------------------|-----------------|---------|-----------------|----------------|--------------|---|
| Influence on flag | $C \leftarrow bo$ | rrow | | | | | |
| bit: | | | | | | | |
| Restriction: | The ran | ge of register | is r0-ı | r15. | | | |
| Exception: | None | | | | | | |
| Instruction | | | | | | | |
| format: | | | | | | | |
| 1514 10 9 | 6 | 5 2 1 | 0 | | | | |
| 0 1 1 0 0 0 | RZ | RX ² | 1 | | | | |
| 32-bit | | <u>.</u> | | | | | |
| instruction | | | | | | | |
| Operation: | $RZ \leftarrow R$ | X - RY - (!C) | , C ← | borrow | | | |
| Grammar: | subc32 | rz, rx, ry | | | | | |
| Description: | Subtrac | t the value of | regist | er RY and ne | gative value o | f C bit from | |
| | the valu | e of RX, sav | e the i | result in RZ, a | and save borro | ow in C bit. | |
| | For this | subtract ins | ructio | n, if borrow h | appens, C bit | should be | |
| | cleared; | otherwise, C | bit sh | ould be set. | | | |
| Influence on flag | $C \leftarrow bo$ | rrow | | | | | |
| bit: | | | | | | | |
| Exception: | None | | | | | | |
| Instruction | | | | | | | |
| format: | | | 1 | | | | |
| | | | | | | | |
| | | | | | | | |
| 3130 2625 | 2 | 120 | 16 15 | 10 |)9 5 | 4 | 0 |
| 1 1 0 0 0 1 | RY | RX | 0 | 0 0 0 0 0 | 01000 | RZ | |
| | | - | I | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

C-Sky Confidential



SUBI – Subtract immediate unsigned

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|----------------------------------|--|
| subi rz, | $RZ \leftarrow RZ$ - | Compiled into corresponding 16-bit or |
| oimm12 | zero_extend(OIMM12) | 32-bit instructions according to the range |
| | | of register. |
| | | if (oimm12<257) and (z<8), then |
| | | subi16 rz, oimm8; |
| | | else |
| | | subi32 rz, rz, oimm12; |
| subi rz, rx, | $RZ \leftarrow RX$ - | Compiled into corresponding 16-bit or |
| oimm12 | zero_extend(OIMM12) | 32-bit instructions according to the range |
| | | of register. |
| | | if (oimm12<8) and (z<8) and (x<8), then |
| | | subi16 rz, rx, oimm3; |
| | | elsif (x==z) and (z<8) and (oimm12<257), |
| | | then |
| | | subi16 rz, oimm8; |
| | | else |
| | | subi32 rz, rx, oimm12; |
| Description: | Zero-extend the 12-bit in | nmediate operand with offset 1 (OIMM12) |
| | to 32 bits, subtract this 3 | 2-bit number from RZ/RX value, and save |
| | the result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of immediate | operand is 0x1-0x1000. |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction1 | | |
| Operation: | $RZ \leftarrow RZ$ - zero_extend | |
| Grammar: | subi16 rz, oimm8 | |
| Description: | | mediate operand with offset 1 (OIMM8) to |
| | | |
| | C-Sky Co | IIIUCIIIIAI |



| | 32 bits, subtract this 32-bit number from RZ value, and save the |
|---------------------|---|
| | result in RZ. |
| | Attention: The binary operand IMM8 is equal to OIMM8 – 1. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r7; the range of immediate operand is |
| | 1-256. |
| Exception: | None |
| Instruction | |
| format: | |
| 1514 1110 | 8 7 0 |
| 0 0 1 0 1 | RZ IMM8 |

IMM8 field - Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM8, the value OIMM8 subtracted from the register requires offset 1.

00000000 - -1 00000001 - -2 11111111 - -256

16-bit

| instruction2 | |
|--------------|---|
| Operation: | $RZ \leftarrow RX - zero_extend(OIMM3)$ |
| Grammar: | subi16 rz, rx, oimm3 |
| Description: | Zero-extend the 3-bit immediate operand with offset 1 (OIMM3) to |
| | 32 bits, subtract this 32-bit number from RX value, and save the |
| | result in RZ. |
| | Attention: The binary operand IMM3 is equal to OIMM3 – 1. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r7; the range of immediate operand is |
| | 1-8. |
| Exception: | None |
| | |

C-Sky Confidential



Instruction

format:

| 15 | 14 | | | | 10 | 8 | 7 | 5 | 4 | 2 | 1 | 0 |
|----|----|---|---|---|----|---|---|---|----|----|---|---|
| 0 | 1 | 0 | 1 | 1 | R۷ | < | R | Z | IM | M3 | 1 | 1 |

IMM3 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM3, the value OIMM3 subtracted from the register requires offset 1.

000 - -1 001 - -2 111 - -8

32-bit

| instruction | | | | | | | | | |
|---------------------|---|-----------------|---------------------------------|---|--|--|--|--|--|
| Operation: | $RZ \leftarrow RX - zero_extend(OIMM12)$ | | | | | | | | |
| Grammar: | subi32 rz, rx, oimm12 | | | | | | | | |
| Description: | Zero-extend the 12-bit immediate operand with offset 1 (OIMM12) | | | | | | | | |
| | to 32 bits, subtract t | his 32-bit numb | per from RX value, and save the | | | | | | |
| | result in RZ. | | | | | | | | |
| | Attention: The binar | y operand IMM | 12 is equal to OIMM12 – 1. | | | | | | |
| Influence on | No influence | | | | | | | | |
| flag bit: | | | | | | | | | |
| Restriction: | The range of immed | iate operand is | 0x1-0x1000. | | | | | | |
| Exception: | None | | | | | | | | |
| Instruction | | - | | | | | | | |
| format: | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| 3130 2625 | 2120 | 1615 12 | 11 0 |) | | | | | |
| 1 1 1 0 0 1 | RZ RX | 0001 | IMM12 | | | | | | |
| | | I | 1 | _ | | | | | |
| IMM12 field – A | Assign the value of im | mediate operai | nd without offset. | | | | | | |
| | 5 | • | | | | | | | |

Attention: Compared with the binary operand IMM12, the value OIMM12 subtracted

C-Sky Confidential



from the register requires offset 1.

00000000000 - -0x1

00000000001 - -0x2

.....

111111111111 - -0x1000

C-Sky Confidential



SUBI(SP) – Subtract immediate unsigned (stack pointer)

Unified

| Grammar | Operation | Compiling result | | | |
|---------------------|---|---|--|--|--|
| subi sp, sp, | $SP \leftarrow SP$ - | Only 16-bit instructions exist. | | | |
| imm | zero_extend(IMM) | subi sp, sp, imm | | | |
| Description: | Zero-extend the immediat | e operand (IMM) to 32 bits, make it shift | | | |
| | left by 2 bits, subtract it fi | rom the value of stack pointer (SP), and | | | |
| | save the result in SP. | | | | |
| Influence on | No influence | | | | |
| flag bit: | | | | | |
| Restriction: | The range of immediate of | perand is 0x0-0x1fc. | | | |
| Exception: | None | | | | |
| | | | | | |
| 16-bit | | | | | |
| instruction | | | | | |
| Operation: | $SP \leftarrow SP$ - zero_extend(IMM) | | | | |
| Grammar: | subi sp, sp, imm | | | | |
| Description: | Zero-extend the immediat | e operand (IMM) to 32 bits, make it shift | | | |
| | left by 2 bits, subtract it from the value of stack pointer (SP), and | | | | |
| | save the result in stack pointer. | | | | |
| | Attention: The immediate operand (IMM) is equal to the binary | | | | |
| | operand {IMM2, IMM5} << | 2. | | | |
| Influence on | No influence | | | | |
| flag bit: | | | | | |
| Restriction: | The source and destinat | ion registers are both stack instruction | | | |
| | register (R14); the range of | f immediate operand is (0x0-0x7f) << 2. | | | |
| Exception: | None | | | | |
| Instruction | | | | | |
| format: | | | | | |
| | | | | | |
| 514 1110 9 | 8754 0 | | | | |
| | | | | | |

C-Sky Confidential



IMM field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand {IMM2, IMM5}, the value IMM added into the register needs to shift left by 2 bits.

{00, 00000} - -0x0 {00, 00001} - -0x4

{11, 11111} - -0x1fc

C-Sky Confidential



SUBU – Subtract unsigned

Unified

instruction

| Grammar | Operation | Compiling result |
|-----------------|------------------------------|---------------------------------------|
| subu rz, rx | $RZ \leftarrow RZ - RX$ | Compiled into corresponding 16-bit or |
| sub rz, rx | | 32-bit instructions according to the |
| | | range of register. |
| | | if (z<16) and (x<16), then |
| | | subu16 rz, rx; |
| | | else |
| | | subu32 rz, rz, rx; |
| subu rz, rx, ry | $RZ \leftarrow RX - RY$ | Compiled into corresponding 16-bit or |
| | | 32-bit instructions according to the |
| | | range of register. |
| | | if (z<8) and (x<8) and (y<8), then |
| | | subu16 rz, rx, ry; |
| | | elsif (x==z) and (z<16) and (y<16), |
| | | then |
| | | subu16 rz, ry; |
| | | else |
| | | subu32 rz, rx, ry; |
| Description: | For subu rz, rx, subtract | RX value from RZ value and save the |
| | result in RZ. | |
| | For subu rz, rx, ry, subtrac | t RY value from RX value and save the |
| | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction1 | | |
| Operation: | $RZ \leftarrow RZ - RX$ | |
| Grammar: | subu16 rz, rx | |
| | sub16 rz, rx | |
| | C-Sky Conf | idential |
| | <i>ø</i> | |



| Description: | Subtract RX value from RZ value and save the result in RZ. |
|---------------------|--|
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r15. |
| Exception: | None |
| Instruction | |
| format: | |

| 151 | 4 | | | | 10 | 9 | | 6 | 5 | | 2 | 1 | 0 |
|-----|---|---|---|---|----|---|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 0 | 0 | | RZ | | | RX | | 1 | 0 |

16-bit

| instruction2 | |
|--------------|--|
| Operation: | $RZ \leftarrow RX-RY$ |
| Grammar: | subu16 rz, rx, ry |
| | sub16 rz, rx, ry |
| Description: | Subtract RY value from RX value and save the result in RZ. |
| Influence on | No influence |
| flag bit: | |
| Restriction: | The range of register is r0-r7. |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 15 <i>°</i> | 14 | | | 11 | 10 | 8 | 7 | 5 | 4 | 2 | 1 | 0 |
|-------------|----|---|---|----|----|---|----|---|---|----|---|---|
| 0 | 1 | 0 | 1 | 1 | R | x | RZ | | | RY | 0 | 1 |

32-bit

| $RZ \leftarrow RX - RY$ |
|--|
| subu32 rz, rx, ry |
| Subtract RY value from RX value and save the result in RZ. |
| |

C-Sky Confidential



Influence onNo influenceflag bit:Exception:NoneInstructionformat:

| 3130 | 0 26 | 25 212 | 20 16 | 615 | 10 |)9 | 5 | 4 | 0 |
|------|-------|--------|-------|-----|-----|-----|----|----|---|
| 1 1 | 10001 | RY | RX | 000 | 000 | 001 | 00 | RZ | |

C-Sky Confidential



SYNC – Synchronize CPU

Unified

instruction

| | Operation Compiling result | | | | | | | | | | | | |
|--------------------------------------|--|--|--|--|--|--|--|--|--|--|--|--|--|
| sync imm5 | Synchronize CPU Only 32-bit instruction | | | | | | | | | | | | |
| | exist. | | | | | | | | | | | | |
| | sync32 imm5 | | | | | | | | | | | | |
| Description: | When the processor meets sync instruction, the instruction will be | | | | | | | | | | | | |
| | suspended according to the indication range of immediate operand | | | | | | | | | | | | |
| | till all operations are completed. In another word, there is n | | | | | | | | | | | | |
| | instruction that is not completed. | | | | | | | | | | | | |
| | The lowest bit of immediate operand (IMM5[0]) refers to the range | | | | | | | | | | | | |
| | of waiting for operation. If this bit is 0, the instruction will be | | | | | | | | | | | | |
| | suspended till all operations (including internal core, L2 Cache and | | | | | | | | | | | | |
| | bus) are completed. If this bit is 1, the instruction will be suspende | | | | | | | | | | | | |
| | till all operations in the core are completed. | | | | | | | | | | | | |
| Influence on | No influence | | | | | | | | | | | | |
| flag bit: | | | | | | | | | | | | | |
| Exception: | None | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| 2-bit | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| struction | | | | | | | | | | | | | |
| | Synchronize CPU | | | | | | | | | | | | |
| struction | Synchronize CPU sync32 imm5 | | | | | | | | | | | | |
| nstruction operation: | | | | | | | | | | | | | |
| nstruction operation: arammar: | sync32 imm5 | | | | | | | | | | | | |
| nstruction operation: arammar: | sync32 imm5 When the processor meets sync instruction, the instruction will be | | | | | | | | | | | | |
| nstruction operation: arammar: | sync32 imm5 When the processor meets sync instruction, the instruction will be suspended according to the indication range of immediate operand | | | | | | | | | | | | |
| nstruction operation: arammar: | sync32 imm5 When the processor meets sync instruction, the instruction will be suspended according to the indication range of immediate operand till all operations are completed. In another word, there is no | | | | | | | | | | | | |
| nstruction operation: arammar: | sync32 imm5 When the processor meets sync instruction, the instruction will be suspended according to the indication range of immediate operand till all operations are completed. In another word, there is no instruction that is not completed. | | | | | | | | | | | | |
| nstruction operation: arammar: | sync32 imm5 When the processor meets sync instruction, the instruction will be suspended according to the indication range of immediate operand till all operations are completed. In another word, there is no instruction that is not completed. The lowest bit of immediate operand (IMM5[0]) refers to the range | | | | | | | | | | | | |
| nstruction operation: arammar: | sync32 imm5 When the processor meets sync instruction, the instruction will be suspended according to the indication range of immediate operand till all operations are completed. In another word, there is no instruction that is not completed. The lowest bit of immediate operand (IMM5[0]) refers to the range of waiting for operation. If this bit is 0, the instruction will be | | | | | | | | | | | | |

C-Sky Confidential



| Influence on | No influenc | e | | | |
|--------------|-------------|-------|--------|-------|----------|
| flag bit: | | | | | |
| Exception: | None | | | | |
| Instruction | | | | | |
| format: | | | | | |
| 3130 | 2625 2 | 120 1 | 615 10 | 09 5 | 54 0 |
| 1 1 0 0 0 | 0 0 0 0 0 0 | 00000 | 000001 | 00001 | 00000 |
| | · | · | | | <u> </u> |

C-Sky Confidential



TRAP – Operating system trap

Unified

instruction

| Grammar | Operation | Description |
|-------------------|---|-----------------------------|
| trap 0, | Trigger trap exception | Only 32-bit instructions |
| trap 1 | | exist. |
| trap 2, | | trap32 0, |
| trap 3 | | trap32 1 |
| | | trap32 2, |
| | | trap32 3 |
| Description: | When the processor meets trap instruction | n, trap exception operation |
| | happens. | |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | Trap exception | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | Trigger trap exception | |
| Grammar: | trap32 0, | |
| Grammar. | trap32 1, | |
| | trap32 2, | |
| | trap32 3 | |
| Description: | When the processor meets trap instruction | n trap exception operation |
| 20001 | happens. | i, aup enception operation |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | Trap exception | |
| Instruction | | |
| format: | | |
| | | |
| | | |
| trap32 0 | | |
| | C Sky Confidential | |

C-Sky Confidential



| 3′ | 3130 | | | | 2625 | | | | | 2120 | | | | | 16 15 | | | | | 109 | | | | | 54 | | | | 0 | | | | |
|----|------|---|---|---|------|---|---|---|---|------|---|---|---|---|-------|---|---|---|---|-----|---|---|---|---|----|---|---|---|---|---|---|---|--|
| 1 | | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |

trap32 1

| 3130 | | | | 2120 | | | | | | 1615 | | | | | 109 | | | | | 54 | | | | | 0 | | | | | | |
|------|---|---|---|------|---|---|---|---|---|------|---|---|---|---|-----|---|---|---|---|----|---|---|---|---|---|---|---|---|---|---|--|
| 1 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |

trap32 2

| 31 | 30 | | | | 26 | 25 | | | | 21 | 20 | | | | 16 | 615 | | | | | 10 | 9 | | | | 5 | 4 | | | | 0 | |
|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|-----|---|---|---|---|----|---|---|---|---|---|---|---|---|---|---|--|
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

trap32 3

| 31 | З | 30 | | | | 26 | 525 | | | | 21 | 20 | | | | 16 | 615 | | | | | 10 |)9 | | | | 5 | 4 | | | | 0 |
|----|---|----|---|---|---|----|-----|---|---|---|----|----|---|---|---|----|-----|---|---|---|---|----|----|---|---|---|---|---|-----|---|---|---|
| 1 | | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | (| 0 0 | 0 | 0 | 0 |

C-Sky Confidential



TST – Null-test

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|-------------------------------|---|
| tst rx, ry | If (RX & RY) != 0, then | tst16 rx, ry; |
| | C ← 1; | |
| | else | |
| | C ← 0; | |
| Description: | Test the bitwise AND result | of RX and RY values. |
| | If the result is not equal to | zero, set the condition bit C; otherwise, |
| | clear the condition bit C. | |
| Influence on | Set the condition bit C acco | ording to the bitwise AND result |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | If (RX & RY) != 0, then | |
| | C ← 1; | |
| | else | |
| | C ← 0; | |
| Grammar: | tst16 rx, ry | |
| Description: | Test the bitwise AND result | of RX and RY values. |
| | If the result is not equal to | zero, set the condition bit C; otherwise, |
| | clear the condition bit C. | |
| Influence on | Set the condition bit C acco | ording to the bitwise AND result |
| flag bit: | | |
| Restriction: | The range of register is r0-r | 15. |
| Exception: | None | |
| Instruction | | |
| format: | | |
| | | |

C-Sky Confidential



| 15 | 14 | | | | 10 | 9 | | 6 | 5 | | 2 | 1 | 0 |
|----|----|---|---|---|----|---|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 1 | 0 | | RY | | | RX | | 1 | 0 |

C-Sky Confidential



TSTNBZ – Register test without byte equal to zero

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|-----------------------------------|---------------------------------------|
| tstnbz16 rx | If ((RX[31:24] != 0) | tstnbz16 rx; |
| | &(RX[23:16] != 0) | |
| | &(RX[15: 8] != 0) | |
| | &(RX[7:0]!=0)), then | |
| | C ← 1; | |
| | else | |
| | C ← 0; | |
| Description: | Test whether there is byte equa | al to zero in RX. If there is no byte |
| | equal to zero in RX, set the co | ondition bit C; otherwise, clear the |
| | condition bit C. | |
| Influence on | Set the condition bit C according | g to the bitwise AND result |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | If ((RX[31:24] != 0) | |
| operation | &(RX[23:16] != 0) | |
| | &(RX[15: 8] != 0) | |
| | &(RX[7:0]!=0)), then | |
| | $C \leftarrow 1;$ | |
| | else | |
| | C ← 0; | |
| Grammar: | tstnbz16 rx | |
| Description: | Test whether there is byte equa | al to zero in RX. If there is no byte |
| | | ondition bit C; otherwise, clear the |
| | condition bit C. | · · · |
| Influence on | Set the condition bit C according | g to the bitwise AND result |
| flag bit: | | |
| | | |

C-Sky Confidential

1 1 0 1 0

0



Restriction:The range of register is r0-r15.Exception:NoneInstructionInstructionformat:Instruction151410965210

0 0 0 0

RX

1 1

| C-Sky Co | onfidential |
|----------|-------------|
|----------|-------------|



WAIT – Enter low power consumption wait mode

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|---|----------------------------|
| wait | Enter low power consumption wait mode | Only 32-bit instructions |
| | | exist. |
| | | wait32 |
| Attribute: | Privileged instruction | |
| Description: | This instruction will stop execution of the | ne current instruction and |
| | waits for an interrupt. At this time, CF | U clock is stopped. The |
| | peripheral equipment is still in operation | . Besides, interrupt might |
| | be caused, which will make CPU exit fror | n wait mode. |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | Privilege violation instruction | |
| | | |
| 2-bit | | |
| nstruction | | |
| peration: | Enter low power consumption wait mode | |
| irammar: | wait32 | |
| ttribute: | Privileged instruction | |
| escription: | This instruction will stop execution of the | current instruction and |
| | waits for an interrupt. At this time, CPU | clock is stopped. The |
| | peripheral equipment is still in operation. | Besides, interrupt might |
| | be caused, which will make CPU exit from v | vait mode. |
| nfluence on | No influence | |
| ag bit: | | |
| xception: | Privilege violation instruction | |
| nstruction | | |
| ormat: | | |
| 130 26 | 25 2120 1615 1 | 09 54 |
| 1 1 0 0 0 0 | 00000 00000 010011 | 00001 0000 |

C-Sky Confidential



XOR – Bitwise XOR

Unified

instruction

| Grammar | Operation | Compiling result |
|----------------|---|--|
| xor rz, rx | $RZ \leftarrow RZ^RX$ | Compiled into corresponding 16-bit or |
| | | 32-bit instructions according to the |
| | | range of register. |
| | | if (x<16) and (z<16), then |
| | | xor16 rz, rx; |
| | | else |
| | | xor32 rz, rz, rx; |
| xor rz, rx, ry | $RZ \leftarrow RX \wedge RY$ | Compiled into corresponding 16-bit or |
| | | 32-bit instructions according to the |
| | | range of register. |
| | | if (y==z) and (z<16) and (x<16), then |
| | | xor16 rz, rx; |
| | | else |
| | | xor32 rz, rx, ry; |
| Description: | Perform a bitwise XOR of | RX and RZ/RY values and save the |
| | result in RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow RZ^{A}RX$ | |
| Grammar: | $x_{2} \leftarrow x_{2} \wedge x_{A}$ xor16 rz, rx | |
| Description: | | Z and RX values and save the result in |
| Description. | RZ. | |
| Influence on | No influence | |
| flag bit: | | |
| Restriction: | The range of register is r0-r | 15. |
| Exception: | None | |
| -verbuo. | C-Sky Conf | idential |



Instruction

format:

| 15 | 14 | | | | 10 | 9 | 6 | 5 | | 2 | 1 | 0 |
|----|----|---|---|---|----|----|---|---|----|---|---|---|
| 0 | 1 | 1 | 0 | 1 | 1 | RZ | | | RX | | 0 | 1 |

32-bit

| instruction | |
|--------------|--|
| Operation: | $RZ \leftarrow RX^RY$ |
| Grammar: | xor32 rz, rx, ry |
| Description: | Perform a bitwise XOR of RX and RY values and save the result in |
| | RZ. |
| Influence on | No influence |
| flag bit: | |
| Exception: | None |
| Instruction | |
| format: | |
| | |

| 31 | 30 | | | | 26 | 25 | | 21 | 20 | | 16 | 615 | | | 1(| 09 | | Ę | 54 | | 0 | |
|----|----|---|---|---|----|----|----|----|----|----|----|-----|-----|-----|-----|----|-----|-----|----|----|---|--|
| 1 | 1 | 0 | 0 | 0 | 1 | | RY | | | RX | | 0 | 0 1 | 0.0 |) 1 | 0 | 0 0 | 1 0 | | RZ | | |

C-Sky Confidential



XORI – Bitwise XOR immediate

Unified instruction Grammar Operation **Compiling result** xori rz, rx, $RZ \leftarrow RX \land zero_extend(IMM12)$ Only 32-bit instructions imm16 exist. xori32 rz, rx, imm12 Zero-extend the 12-bit immediate operand to 32 bits, perform a **Description:** bitwise XOR with RX value, and save the result in RZ. No influence Influence on flag bit: **Restriction:** The range of immediate operand is 0x0-0xFFF. Exception: None 32-bit instruction **Operation:** $RZ \leftarrow RX \land zero_extend(IMM12)$ Grammar: xori32 rz, rx, imm12 **Description:** Zero-extend the 12-bit immediate operand to 32 bits, perform a bitwise XOR with RX value, and save the result in RZ. No influence Influence on flag bit: **Restriction:** The range of immediate operand is 0x0-0xFFF. Exception: None Instruction format: 3130 2625 2120 1615 1211 0 1 1 0 0 1 RZ RX 0 1 0 0 **IMM12**

C-Sky Confidential



XSR – Extended shift right

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------|--|-------------------------------|
| xsr rz, rx, oimm5 | $\{RZ,C\} \leftarrow \{RX,C\} >>>> OIMM5$ | Only 32-bit instructions |
| | | exist. |
| | | xsr32 rz, rx, oimm5 |
| Description: | Perform a ring right shift on RX value wit | h condition bit C ({RX,C}) |
| | (the original value shifts right and the bit | shifting out from right side |
| | will shift to the left side), save the lowe | est bit ([0]) of the shifting |
| | result in C bit, and save the highest bit ([| 32:1]) in RZ; the range of |
| | right shift is decided by the value of 5-bi | t immediate operand with |
| | offset 1 (OIMM5). If the value of OIMM5 is | s equal to 32, condition bit |
| | C is the highest bit of RX. | |
| Influence on | $C \leftarrow RX[OIMM5 - 1]$ | |
| flag bit: | | |
| Restriction: | The range of immediate operand is 1-32. | |
| Exception: | None | |
| | | |
| 32-bit | | |
| instruction | | |
| | {RZ,C} ←{RX,C} >>>> OIMM5 | |
| | xsr32 rz, rx, oimm5 | |
| | Perform a ring right shift on RX value wit | h condition bit C ({RX.C}) |
| - | (the original value shifts right and the bit s | |
| | will shift to the left side), save the lowe | 5 5 |
| | result in C bit, and save the highest bit ([| |
| | right shift is decided by the value of 5-bit | |
| | offset 1 (OIMM5). If the value of OIMM5 is | - |
| | C is the highest bit of RX. | • |
| | Attention: The binary operand IMM5 is eq | ual to OIMM5 – 1. |
| | C ← RX[OIMM5 - 1] | |
| flag bit: | | |

C-Sky Confidential



| Restriction: | The rang | ge of imme | diate ope | erand is 1-32 | - | | | |
|---------------------|----------|------------|-----------|---------------|----|-----|-----|----|
| Exception: | None | | | | | | | |
| Instruction | | | | | | | | |
| format: | | | | | | | | |
| 3130 | 2625 | 2120 | 16 | 15 | 10 | 9 | 54 | 0 |
| 1 1 0 0 0 | 1 IMM5 | F | X | 01001 | 1 | 010 | 0 0 | RZ |

IMM5 field – Assign the value of immediate operand without offset.

Attention: Compared with the binary operand IMM5, the shifting value OIMM5 requires offset 1.

00000 - shift by 1 bit

00001 - shift by 2 bits

.

11111 - shift by 32 bits

C-Sky Confidential



XTRB0 – Extract byte 0 and extend unsigned

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|--|-----------------------------|
| xtrb0 rz, rx | $RZ \leftarrow zero_extend(RX[31:24]);$ | Only 32-bit instructions |
| | if (RX[31:24] == 0), then | exist. |
| | C ← 0; | xtrb0.32 rz, rx |
| | else | |
| | C ← 1; | |
| Description: | Extract byte 0 of RX (RX[31:24]) to the le | ow bit of RZ (RZ[7:0]), and |
| | conduct zero-extension. If the result is | equal to zero, clear C bit; |
| | otherwise, set C bit. | |
| Influence on | If the result is equal to zero, clear C bit; o | otherwise, set C bit. |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow zero_extend(RX[31:24]);$ | |
| | if (RX[31:24] == 0), then | |
| | C ← 0; | |
| | else | |
| _ | C ← 1; | |
| Grammar: | xtrb0.32 rz, rx | |
| Description: | Extract byte 0 of RX (RX[31:24]) to the lo | |
| | conduct zero-extension. If the result is | equal to zero, clear C bit; |
| | otherwise, set C bit. | |
| Influence on | If the result is equal to zero, clear C bit; o | otherwise, set C bit. |
| flag bit: | | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| | | |

C-Sky Confidential



| 31: | 30 | | | | | 26 | 625 | | | | | 21 | 20 | | 16 | 515 | | | | | 1 | 0 | 9 | | | | 5 | 4 | | 0 |
|-----|----|---|---|---|---|----|-----|---|---|---|---|----|----|----|----|-----|---|---|---|---|---|---|---|---|---|---|---|---|----|---|
| 1 | 1 | 0 |) | 0 | 0 | 1 | 0 | 0 | (| 0 | 0 | 0 | | RX | | 0 | 1 | 1 | 1 | 0 | 0 | | 0 | 0 | 0 | 0 | 1 | | RZ | |

C-Sky Confidential



XTRB1 – Extract byte 1 and extend unsigned

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------------|--|------------------------------|
| xtrb1 rz, rx | $RZ \leftarrow zero_extend(RX[23:16]);$ | Only 32-bit instructions |
| | if (RX[23:16] == 0), then | exist. |
| | C ← 0; | xtrb1.32 rz, rx |
| | else | |
| | C ← 1; | |
| Description: | Extract byte 1 of RX (RX[23:16]) to the | low bit of RZ (RZ[7:0]), and |
| | conduct zero-extension. If the result is | equal to zero, clear C bit; |
| | otherwise, set C bit. | |
| Influence on | If the result is equal to zero, clear C bit; | otherwise, set C bit. |
| flag bit: | | |
| Exception: | None | |
| | | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow zero_extend(RX[23:16]);$ | |
| | if (RX[23:16] == 0), then | |
| | C ← 0; | |
| | else | |
| C | $C \leftarrow 1;$ | |
| Grammar: | xtrb1.32 rz, rx | low hit of DZ (DZ[Z(0]) and |
| Description: | Extract byte 1 of RX (RX[23:16]) to the | · |
| | conduct zero-extension. If the result is otherwise, set C bit. | equal to zero, clear C bit, |
| Influence on | If the result is equal to zero, clear C bit; | othonwica, cot C bit |
| | in the result is equal to zero, clear C bit, | |
| flag bit: Exception: | None | |
| Instruction | | |
| format: | | |
| ionnat. | | |
| | | |

C-Sky Confidential



| 31 | 3(| 0 | | | | 26 | 625 | | | | 21 | 20 | | 16 | 515 | | | | | 1 | 09 |) | | | | 5 | 4 | | 0 |
|----|----|---|---|---|---|----|-----|---|---|---|----|----|----|----|-----|---|---|---|---|---|----|---|---|---|---|---|---|----|---|
| 1 | | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | RX | | 0 | 1 | 1 | 1 | 0 | 0 | | 0 | 0 | 0 | 1 | 0 | | RZ | |

C-Sky Confidential



XTRB2 – Extract byte 2 and extend unsigned

Unified

instruction

| Grammar | Operation | Compiling result |
|--------------|---|-----------------------------|
| xtrb2 rz, rx | $RZ \leftarrow zero_extend(RX[15:8]);$ | Only 32-bit instructions |
| | if (RX[15:8] == 0), then | exist. |
| | C ← 0; | xtrb2.32 rz, rx |
| | else | |
| | C ← 1; | |
| Description: | Extract byte 2 of RX (RX[15:8]) to the lo | ow bit of RZ (RZ[7:0]), and |
| | conduct zero-extension. If the result is | equal to zero, clear C bit; |
| | otherwise, set C bit. | |
| Influence on | If the result is equal to zero, clear C bit; o | otherwise, set C bit. |
| flag bit: | | |
| Exception: | None | |
| | | |
| 00 L 1/ | | |
| 32-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow zero_extend(RX[15:8]);$ | |
| | if (RX[15:8] == 0), then | |
| | $C \leftarrow 0;$ | |
| | else | |
| Grammari | $C \leftarrow 1;$ | |
| Grammar: | xtrb2.32 rz, rx | whith of DZ (DZ[Z:0]) and |
| Description: | Extract byte 2 of RX (RX[15:8]) to the lo conduct zero-extension. If the result is | |
| | otherwise, set C bit. | equal to zero, clear C bit, |
| Influence on | If the result is equal to zero, clear C bit; of | othorwico, sot C hit |
| flag bit: | in the result is equal to zero, clear C bit, t | |
| Exception: | None | |
| Instruction | | |
| format: | | |
| ionnat. | | |
| | | |

C-Sky Confidential



| 31 | 3 | 80 | | | | | 26 | 625 | | | | | 2 | 120 | | 16 | 615 | | | | | 10 | 09 | | | | | 5 | 54 | | | 0 |
|----|---|----|---|---|---|---|----|-----|---|---|---|---|---|-----|----|----|-----|---|---|-----|---|----|----|---|---|---|---|---|----|---|----|---|
| 1 | | 1 | 0 | (|) | 0 | 1 | 0 | (| C | 0 | 0 | 0 | | RX | | 0 | 1 | 1 | 1 (| 0 | 0 | C |) | 0 | 1 | 0 | 0 | | F | RΖ | |

C-Sky Confidential



XTRB3 – Extract byte 3 and extend unsigned

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------|--|----------------------------|
| xtrb3 rz, rx | $RZ \leftarrow zero_extend(RX[7:0]);$ | Only 32-bit instructions |
| | if $(RX[7:0] == 0)$, then | exist. |
| | C ← 0; | xtrb3.32 rz, rx |
| | else | |
| | $C \leftarrow 1;$ | |
| Description: | Extract byte 3 of RX (RX[7:0]) to the low | v bit of RZ (RZ[7:0]), and |
| | conduct zero-extension. If the result is e | qual to zero, clear C bit; |
| | otherwise, set C bit. | |
| Influence on flag | If the result is equal to zero, clear C bit; other | wise, set C bit. |
| bit: | | |
| Exception: | None | |
| | | |
| 32-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow zero_extend(RX[7:0]);$ | |
| operation. | if $(RX[7:0] == 0)$, then | |
| | $C \leftarrow 0;$ | |
| | else | |
| | $C \leftarrow 1;$ | |
| Grammar: | xtrb3.32 rz, rx | |
| Description: | Extract byte 3 of RX (RX[7:0]) to the low | v bit of RZ (RZ[7:0]), and |
| - | conduct zero-extension. If the result is e | qual to zero, clear C bit; |
| | otherwise, set C bit. | |
| Influence on flag | If the result is equal to zero, clear C bit; other | wise, set C bit. |
| bit: | | |
| Exception: | None | |
| Instruction | | |
| | | |
| format: | | |

C-Sky Confidential



| 31 | 3 | 0 | | | | | 26 | 52 | 5 | | | | | 21 | 20 | | | 16 | 15 | | | | | | 10 |)9 | | | | 5 | 4 | | 0 |
|----|---|---|---|---|---|---|----|----|---|---|---|---|---|----|----|----|---|----|----|---|---|---|---|---|----|----|---|---|---|---|---|----|---|
| 1 | | 1 | 0 | (|) | 0 | 1 | | 0 | 0 | 0 | (| 0 | 0 | | RZ | Κ | | 0 | 1 | 1 | 1 | 0 | (| 0 | 0 | 1 | 0 | 0 | 0 | | RZ | |

C-Sky Confidential



ZEXTB – Extract byte and extend unsigned#

Unified

instruction

| zextbrz, rx $RZ \leftarrow zero_extend(RX[7:0]);$ zextb16rz, rx;Description:Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ.Influence on flag bit:No influenceException:None16-bit instructionRZ ← zero_extend(RX[7:0]);Grammar:zextb16rz, rxDescription:Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ.Influence on flag bit:No influenceInfluence on flag bit:No influenceRestriction:The range of register is r0-r15.Exception:NoneInstruction format:None15 14109652011RZRX0 |
|---|
| in RZ. Influence on No influence lag bit: Exception: None 6-bit Instruction Operation: RZ ← zero_extend(RX[7:0]); Grammar: zextb16 rz, rx Description: Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ. Influence on No influence lag bit: Restriction: The range of register is r0-r15. Exception: None Instruction ormat: 1514 10 9 6 5 2 1 0 |
| Influence on No influence flag bit: Exception: None 16-bit instruction Operation: RZ ← zero_extend(RX[7:0]); Grammar: zextb16 rz, rx Description: Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ. Influence on No influence flag bit: Restriction: Restriction: The range of register is r0-r15. Exception: None Instruction format: 1514 10 9 6 5 2 1 |
| flag bit: Exception: None 16-bit instruction Operation: RZ ← zero_extend(RX[7:0]); Grammar: zextb16 rz, rx Description: Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ. Influence on No influence flag bit: Restriction: Restriction: The range of register is r0-r15. Exception: None Instruction format: 1514 10 9 6 5 2 1 0 |
| Exception: None 16-bit instruction Instruction Operation: RZ ← zero_extend(RX[7:0]); Grammar: zextb16 rz, rx Description: Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ. Influence on No influence flag bit: Restriction: Restriction: The range of register is r0-r15. Exception: None Instruction format: 1514 10 9 6 5 2 1 |
| 16-bit instruction Operation: $RZ \leftarrow zero_extend(RX[7:0]);$ Grammar: $zextb16$ rz, rx Description: Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ. Influence on No influence flag bit: Restriction: The range of register is r0-r15. Exception: None Instruction format: 1514 10 9 6 5 2 1 0 |
| instructionOperation: $RZ \leftarrow zero_extend(RX[7:0]);$ Grammar: $zextb16$ rz, rxDescription:Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ.Influence on flag bit:No influenceRestriction:The range of register is r0-r15.Exception:NoneInstruction format:10 9 6 5 2 1 0 |
| instructionOperation: $RZ \leftarrow zero_extend(RX[7:0]);$ Grammar: $zextb16$ rz, rxDescription:Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ.Influence on flag bit:No influenceRestriction:The range of register is r0-r15.Exception:NoneInstruction format:10 9 6 5 2 1 0 |
| Operation: $RZ \leftarrow zero_extend(RX[7:0]);$ Grammar: $zextb16$ rz, rxDescription:Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ.Influence onNo influenceflag bit:The range of register is r0-r15.Exception:NoneInstructionNoneformat:15141096521096521 |
| Grammar: zextb16 rz, rx Description: Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ. Influence on No influence flag bit: Restriction: The range of register is r0-r15. Exception: Instruction None 1514 10 9 6 5 2 1 0 |
| Description: Zero-extend low byte of RX (RX[7:0]) to 32 bits and save the result in RZ. Influence on No influence flag bit: The range of register is r0-r15. Exception: None Instruction Instruction format: 10 9 6 5 2 1 0 |
| in RZ. Influence on No influence flag bit: Restriction: The range of register is r0-r15. Exception: None Instruction format: 1514 10 9 6 5 2 1 0 |
| Influence on No influence flag bit: Restriction: The range of register is r0-r15. Exception: None Instruction format: 15 14 10 9 6 5 2 1 0 |
| flag bit: Restriction: The range of register is r0-r15. Exception: None Instruction format: 15 14 10 9 6 5 2 1 0 |
| Restriction: The range of register is r0-r15. Exception: None Instruction format: 15 14 10 9 6 5 2 1 0 |
| Exception: None Instruction format: 1514 10 9 6 5 2 1 0 |
| Instruction format: 1514 10 9 6 5 2 1 0 |
| format: 1514 10 9 6 5 2 1 0 |
| 1514 10 9 6 5 2 1 0 |
| |
| 0 1 1 1 0 1 RZ RX 0 0 |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

C-Sky Confidential



ZEXTH – Extract half-word and extend unsigned#

Unified

instruction

| Grammar | Operation | Compiling result |
|-------------------|---|---------------------------------------|
| zexth rz, rx | $RZ \leftarrow zero_extend(RX[15:0]);$ | zexth16 rz, rx; |
| Description: | Zero-extend low half-word of | RX (RX[15:0]) to 32 bits and save the |
| | result in RZ. | |
| Influence on flag | No influence | |
| bit: | | |
| Exception: | None | |
| | | |
| 16-bit | | |
| instruction | | |
| Operation: | $RZ \leftarrow zero_extend(RX[15:0]);$ | |
| Grammar: | zexth16 rz, rx | |
| Description: | Zero-extend low half-word of | RX (RX[15:0]) to 32 bits and save the |
| | result in RZ. | |
| Influence on flag | No influence | |
| bit: | | |
| Restriction: | The range of register is r0-r15. | |
| Exception: | None | |
| Instruction | | |
| format | | |
| 15 14 10 | 9 6 5 2 1 0 | |
| 0 1 1 1 0 1 | RZ RX 01 | |
| | | |

C-Sky Confidential